upstream: https://github.com/RALC88/gem5
☆33May 30, 2023Updated 2 years ago
Alternatives and similar repositories for plct-gem5
Users that are interested in plct-gem5 are comparing it to the libraries listed below
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- FIPS 202 compliant SHA-3 core in Verilog☆23Oct 8, 2020Updated 5 years ago
- ☆365Mar 16, 2026Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆138Updated this week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Mar 10, 2026Updated last week
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- ☆17Mar 8, 2025Updated last year
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- ☆312Mar 14, 2026Updated last week
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- XiangShan Frontend Develop Environment☆69Mar 3, 2026Updated 2 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 3 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- Yocto project for Xuantie RISC-V CPU☆41Aug 8, 2025Updated 7 months ago
- ☆13Mar 15, 2026Updated last week
- Linux kernel source tree☆14Jun 25, 2025Updated 8 months ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- A library for lattice-based homomorphic encryption in Go☆14May 15, 2022Updated 3 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆18May 26, 2021Updated 4 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- RISCV C and Triton AI-Benchmark☆22Jan 28, 2026Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆41Aug 25, 2025Updated 6 months ago
- RISC-V Summit China 2023☆40Sep 27, 2023Updated 2 years ago
- Examine and discover LoongArch instructions☆22Jul 11, 2025Updated 8 months ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Mar 13, 2026Updated last week
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 4 months ago
- GNU GRUB https://git.savannah.gnu.org/git/grub.git☆16Aug 2, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 14, 2026Updated last week