OpenXiangShan / difftest
Modern co-simulation framework for RISC-V CPUs
☆139Updated this week
Alternatives and similar repositories for difftest:
Users that are interested in difftest are comparing it to the libraries listed below
- XiangShan Frontend Develop Environment☆54Updated 3 weeks ago
- Open-source high-performance non-blocking cache☆78Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- ☆59Updated 2 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆190Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆145Updated 5 months ago
- ☆62Updated 7 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆74Updated this week
- ☆63Updated last month
- ☆79Updated last month
- Run rocket-chip on FPGA☆65Updated 4 months ago
- ☆128Updated 3 weeks ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 3 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 4 years ago
- Pick your favorite language to verify your chip.☆40Updated last week
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 7 months ago
- Unit tests generator for RVV 1.0☆79Updated last week
- ☆41Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆186Updated last week
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆75Updated 4 years ago
- ☆268Updated this week
- Open source high performance IEEE-754 floating unit☆67Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆130Updated last month
- Comment on the rocket-chip source code☆174Updated 6 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 9 months ago
- Open-source high-performance RISC-V processor☆28Updated last week