OpenXiangShan / difftestLinks
Modern co-simulation framework for RISC-V CPUs
☆158Updated this week
Alternatives and similar repositories for difftest
Users that are interested in difftest are comparing it to the libraries listed below
Sorting:
- XiangShan Frontend Develop Environment☆67Updated 3 weeks ago
- Pick your favorite language to verify your chip.☆70Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- ☆87Updated 3 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- ☆83Updated 6 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Open-source high-performance non-blocking cache☆90Updated last month
- ☆104Updated last week
- Run rocket-chip on FPGA☆76Updated this week
- ☆67Updated last year
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模 拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆67Updated 8 months ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Documentation for XiangShan Design☆35Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Unit tests generator for RVV 1.0☆92Updated 3 weeks ago
- Chisel examples and code snippets☆259Updated 3 years ago
- Open source high performance IEEE-754 floating unit☆85Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- ☆18Updated 2 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆43Updated 2 weeks ago
- Modeling Architectural Platform☆210Updated last week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆175Updated 4 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- ☆190Updated last year