Alternatives and similar repositories for difftest

Users that are interested in difftest are comparing it to the libraries listed below

• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆68Updated this week
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆77Updated last week
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆54Updated 3 years ago
• OpenXiangShan / GEM5
  ☆125Updated last week
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆223Updated last week
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆93Updated 2 months ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆77Updated 2 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆194Updated last year
• OSCPU / chisel-playground
  ☆71Updated last week
• OSCPU / yosys-sta
  ☆90Updated 3 months ago
• OSCPU / ysyxSoC
  ☆92Updated 4 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆137Updated 3 years ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆179Updated 7 years ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆266Updated 3 years ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆42Updated last week
• ysyx-ta / ysyx-summer-readings
  ☆66Updated last year
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆89Updated last year
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆100Updated 3 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆32Updated 9 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆25Updated last year
• riscv-ovpsim / imperas-riscv-tests
  ☆193Updated 2 years ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated last year
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆83Updated 2 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆213Updated last year
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆162Updated last year
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆226Updated 3 months ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆309Updated last week
• sparcians / map
  Modeling Architectural Platform
  ☆219Updated this week
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 2 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆306Updated 2 years ago