Modern co-simulation framework for RISC-V CPUs
☆172Mar 3, 2026Updated this week
Alternatives and similar repositories for difftest
Users that are interested in difftest are comparing it to the libraries listed below
Sorting:
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- Super fast RISC-V ISA emulator for XiangShan processor☆311Feb 25, 2026Updated last week
- XiangShan Frontend Develop Environment☆68Feb 26, 2026Updated last week
- Documentation for XiangShan☆433Updated this week
- ☆14Jul 23, 2025Updated 7 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- ☆15Updated this week
- Open-source non-blocking L2 cache☆54Updated this week
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- ☆129Updated this week
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last month
- ☆93Sep 30, 2025Updated 5 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 10 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- ☆71Feb 2, 2026Updated last month
- ☆13Feb 14, 2026Updated 2 weeks ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated last month
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- The Gee (寂) Operating System, written in YuLang.☆34Jun 28, 2021Updated 4 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- ☆66Aug 5, 2024Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 26, 2026Updated last week
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago