OpenXiangShan / difftestLinks
Modern co-simulation framework for RISC-V CPUs
☆157Updated this week
Alternatives and similar repositories for difftest
Users that are interested in difftest are comparing it to the libraries listed below
Sorting:
- XiangShan Frontend Develop Environment☆66Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 3 months ago
- ☆83Updated 5 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- Pick your favorite language to verify your chip.☆70Updated last week
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- ☆67Updated 7 months ago
- ☆103Updated last week
- ☆87Updated 2 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆67Updated last year
- Comment on the rocket-chip source code☆180Updated 6 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Chisel examples and code snippets☆259Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- Unit tests generator for RVV 1.0☆92Updated last week
- Open source high performance IEEE-754 floating unit☆84Updated last year
- Modeling Architectural Platform☆206Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- Documentation for XiangShan Design☆32Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Super fast RISC-V ISA emulator for XiangShan processor☆291Updated 2 weeks ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆42Updated last week
- ☆206Updated 5 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago