Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
☆18Feb 3, 2026Updated last month
Alternatives and similar repositories for ChiRVFormal
Users that are interested in ChiRVFormal are comparing it to the libraries listed below
Sorting:
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- Equivalence checking with Yosys☆58Updated this week
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- RISC-V Formal Verification Framework☆182Updated this week
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- ☆43Mar 31, 2025Updated 11 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- 基于 skyzh/chicv 制作的简易中文 typst 简历模板 - CV template in Chinese based on skyzh/chicv☆20Oct 12, 2024Updated last year
- EPMC: An Extendible Probabilistic Model Checker☆19Jan 13, 2025Updated last year
- ☆25Dec 4, 2025Updated 3 months ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 3 months ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆32Jul 28, 2025Updated 7 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- Our repository for NSCSCC☆19Feb 22, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Hardware Formal Verification Tool☆88Updated this week
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆81Feb 15, 2026Updated 2 weeks ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year