iscas-tis / ChiRVFormalLinks
Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
☆14Updated last month
Alternatives and similar repositories for ChiRVFormal
Users that are interested in ChiRVFormal are comparing it to the libraries listed below
Sorting:
- ☆19Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- ☆17Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 5 months ago
- ☆17Updated 3 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆39Updated this week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Reasoning LLMs optimized for Chisel code generation☆17Updated 3 weeks ago
- A Hardware Pipeline Description Language☆45Updated last year
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- BTOR2 MLIR project☆26Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 weeks ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆12Updated 10 months ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- ☆12Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 2 weeks ago
- ☆18Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- Run Rocket Chip on VCU128☆30Updated 7 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- Equivalence checking with Yosys☆45Updated this week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- Xiangshan deterministic workloads generator☆19Updated last month
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated this week