Alternatives and similar repositories for ChiRVFormal

Users that are interested in ChiRVFormal are comparing it to the libraries listed below

• iscas-tis / CHA
  ☆19Updated last year
• iscas-tis / chisel-formal-verification
  Formal verification tools for Chisel and RISC-V
  ☆13Updated last year
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆24Updated 3 weeks ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆35Updated last week
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆36Updated last year
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated last month
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆86Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 6 months ago
• comsec-group / encarsia
  ☆27Updated 10 months ago
• efeslab / hardware-bugbase
  ☆20Updated last year
• pku-liang / Hestia
  ☆17Updated 10 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated 2 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆36Updated 4 years ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆76Updated 2 years ago
• CMU-SAFARI / Pythia-HDL
  Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …
  ☆17Updated 4 years ago
• miaochenlu / Gem5_tutorials
  ☆22Updated 3 months ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 3 months ago
• observerw / ChiseLLM
  Reasoning LLMs optimized for Chisel code generation
  ☆23Updated 7 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆57Updated 3 weeks ago
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆13Updated 5 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 5 years ago
• pku-liang / ksim
  ☆52Updated last year
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆52Updated 3 weeks ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 5 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆65Updated this week
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆36Updated 3 years ago
• MaxXSoft / Bossa
  BOOM's Simulation Accelerator.
  ☆13Updated 4 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆54Updated last month
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆46Updated 4 months ago