Alternatives and similar repositories for ChiRVFormal

Users that are interested in ChiRVFormal are comparing it to the libraries listed below

• iscas-tis / CHA
  ☆19Updated last year
• iscas-tis / chisel-formal-verification
  Formal verification tools for Chisel and RISC-V
  ☆13Updated last year
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆22Updated last month
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆31Updated 2 months ago
• efeslab / hardware-bugbase
  ☆19Updated last year
• euphoric-hardware / rtl-simulation-reading
  ☆17Updated 4 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆48Updated 3 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 4 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆49Updated 2 weeks ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆30Updated 9 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆69Updated this week
• comsec-group / encarsia
  ☆24Updated 6 months ago
• pku-liang / ksim
  ☆47Updated 9 months ago
• pku-liang / Hestia
  ☆17Updated 7 months ago
• observerw / ChiseLLM
  Reasoning LLMs optimized for Chisel code generation
  ☆21Updated 4 months ago
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• sequencer / arithmetic
  ☆33Updated 7 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆90Updated last week
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆55Updated this week
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆26Updated 9 months ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆73Updated 2 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆36Updated 3 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆47Updated 2 weeks ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 2 weeks ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• chipsalliance / espresso
  ☆41Updated 4 months ago
• CMU-SAFARI / Pythia-HDL
  Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …
  ☆17Updated 4 years ago
• miaochenlu / Gem5_tutorials
  ☆20Updated 4 months ago