Digital Design with Chisel
☆940Oct 5, 2026Updated this week
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,163Sep 21, 2026Updated 2 weeks ago
- Chisel examples and code snippets☆286Aug 1, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Rocket Chip Generator☆3,884Sep 13, 2026Updated 3 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,560Sep 22, 2026Updated 2 weeks ago
- Scala based HDL☆2,051Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,047Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆157Feb 5, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆7,296Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Circuit IR Compilers and Tools☆2,257Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,004Updated this week
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆956Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,153Updated this week
- Berkeley's Spatial Array Generator☆1,503Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆130Nov 10, 2025Updated 11 months ago
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,716Sep 24, 2026Updated 2 weeks ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,282Sep 27, 2026Updated last week
- ☆392Aug 19, 2026Updated last month
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- ☆241Mar 20, 2023Updated 3 years ago