Digital Design with Chisel
☆910Apr 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,125Sep 10, 2024Updated last year
- Chisel examples and code snippets☆277Aug 1, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆697Feb 24, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆231Apr 16, 2026Updated 2 weeks ago
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆246Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- A dynamic verification library for Chisel.☆161Nov 9, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,524Jan 14, 2026Updated 3 months ago
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,010Mar 9, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,294Mar 29, 2026Updated last month
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,991Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- Circuit IR Compilers and Tools☆2,103Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆895Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Apr 23, 2026Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆121Nov 10, 2025Updated 5 months ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆372Sep 12, 2025Updated 7 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- ☆236Mar 20, 2023Updated 3 years ago
- ☆90Apr 21, 2026Updated last week
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago