schoeberl / chisel-book
Digital Design with Chisel
☆818Updated this week
Alternatives and similar repositories for chisel-book:
Users that are interested in chisel-book are comparing it to the libraries listed below
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,016Updated 6 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- chisel tutorial exercises and answers☆714Updated 3 years ago
- A template project for beginning new Chisel work☆623Updated last month
- Flexible Intermediate Representation for RTL☆738Updated 7 months ago
- educational microarchitectures for risc-v isa☆710Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,028Updated last month
- VeeR EH1 core☆862Updated last year
- 32-bit Superscalar RISC-V CPU☆967Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,080Updated last month
- Scala based HDL☆1,749Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,783Updated this week
- ☆956Updated 3 weeks ago
- RISC-V Formal Verification Framework☆598Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆919Updated 2 weeks ago
- Common SystemVerilog components☆590Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,494Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆904Updated 4 months ago
- The OpenPiton Platform☆673Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆604Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,847Updated this week
- Chisel examples and code snippets☆246Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,240Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆484Updated 3 months ago
- ☆549Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆412Updated this week
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆867Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆461Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago