schoeberl / chisel-bookLinks
Digital Design with Chisel
☆863Updated this week
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below
Sorting:
- A template project for beginning new Chisel work☆664Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- chisel tutorial exercises and answers☆733Updated 3 years ago
- educational microarchitectures for risc-v isa☆720Updated last month
- Flexible Intermediate Representation for RTL☆748Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- VeeR EH1 core☆900Updated 2 years ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆997Updated 2 months ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- OpenXuantie - OpenC910 Core☆1,331Updated last year
- Common SystemVerilog components☆665Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- Chisel examples and code snippets☆259Updated 3 years ago
- ☆598Updated last week
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- ☆1,069Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,981Updated 5 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆968Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆465Updated 2 months ago