Digital Design with Chisel
☆923Jun 15, 2026Updated 2 weeks ago
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- Chisel examples and code snippets☆282Aug 1, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆237Apr 16, 2026Updated 2 months ago
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Jun 22, 2026Updated last week
- Rocket Chip Generator☆3,803Jun 2, 2026Updated 3 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 10 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,534Jun 5, 2026Updated 3 weeks ago
- Scala based HDL☆2,009Jun 20, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- Berkeley's Spatial Array Generator☆1,365Jun 24, 2026Updated last week
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆7,106Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Circuit IR Compilers and Tools☆2,173Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆127Nov 10, 2025Updated 7 months ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- ☆385Jun 14, 2026Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- ☆238Mar 20, 2023Updated 3 years ago
- ☆92May 29, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,154Updated this week