Digital Design with Chisel
☆905Mar 19, 2026Updated 3 weeks ago
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,124Sep 10, 2024Updated last year
- Chisel examples and code snippets☆275Aug 1, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,626Apr 3, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆605Aug 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆230Feb 19, 2026Updated last month
- chisel tutorial exercises and answers☆749Jan 6, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated last week
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,119Mar 11, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,519Jan 14, 2026Updated 2 months ago
- Scala based HDL☆1,966Apr 2, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,007Mar 9, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,270Mar 29, 2026Updated last week
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,958Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Circuit IR Compilers and Tools☆2,080Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆880Apr 4, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,873Mar 23, 2026Updated 2 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 5 months ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,095Feb 11, 2026Updated 2 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Chisel Cheatsheet☆36Apr 13, 2023Updated 2 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆369Sep 12, 2025Updated 7 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- ☆237Mar 20, 2023Updated 3 years ago
- ☆89Updated this week
- (System)Verilog to Chisel translator☆119May 20, 2022Updated 3 years ago