Digital Design with Chisel
☆943Oct 28, 2026Updated this week
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel examples and code snippets☆288Aug 1, 2022Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,171Sep 21, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,825Updated this week
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆239Jul 3, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆758Jan 6, 2022Updated 4 years ago
- Rocket Chip Generator☆3,894Sep 13, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,274Oct 8, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- Scala based HDL☆2,053Oct 22, 2026Updated last week
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆131Nov 10, 2025Updated 11 months ago
- RISC-V SoC designed by students in UCAS☆1,561Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,057Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,178Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- Open-source high-performance RISC-V processor☆7,357Updated this week
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- Circuit IR Compilers and Tools☆2,269Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- A teaching-focused RISC-V CPU design used at UC Davis☆158Feb 5, 2023Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,540Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilator open-source SystemVerilog simulator and lint system☆4,042Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Updated this week
- ☆394Aug 19, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,142Updated this week
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago