Digital Design with Chisel
☆929Jul 21, 2026Updated last month
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- Chisel examples and code snippets☆284Aug 1, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- Chisel: A Modern Hardware Design Language☆4,766Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆237Jul 3, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Rocket Chip Generator☆3,852Jun 2, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,370Aug 19, 2026Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated 11 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,226Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,545Aug 18, 2026Updated last week
- Scala based HDL☆2,031Aug 12, 2026Updated 2 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,037Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆156Feb 5, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆7,225Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Circuit IR Compilers and Tools☆2,230Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,887Updated this week
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- Berkeley's Spatial Array Generator☆1,441Jun 30, 2026Updated 2 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆129Nov 10, 2025Updated 9 months ago
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,671Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,233Feb 11, 2026Updated 6 months ago
- ☆390Aug 19, 2026Updated last week
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- ☆239Mar 20, 2023Updated 3 years ago