Digital Design with Chisel
☆899Mar 13, 2026Updated last week
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆229Feb 19, 2026Updated last month
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,251Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,904Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Circuit IR Compilers and Tools☆2,065Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Mar 16, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 4 months ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆368Sep 12, 2025Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- ☆236Mar 20, 2023Updated 3 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- ☆88Updated this week