schoeberl / chisel-bookLinks
Digital Design with Chisel
☆852Updated last month
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆736Updated 3 years ago
- A template project for beginning new Chisel work☆655Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,052Updated 10 months ago
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- Flexible Intermediate Representation for RTL☆747Updated 11 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,915Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- RISC-V Cores, SoC platforms and SoCs☆894Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- VeeR EH1 core☆885Updated 2 years ago
- ☆1,041Updated last month
- The OpenPiton Platform☆721Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- ☆580Updated this week
- OpenXuantie - OpenC910 Core☆1,296Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 2 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆978Updated 2 weeks ago
- RISC-V Formal Verification Framework☆605Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆718Updated 3 months ago
- SystemVerilog to Verilog conversion☆653Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- Scala based HDL☆1,829Updated 2 weeks ago
- Chisel examples and code snippets☆255Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆512Updated 5 months ago
- Common SystemVerilog components☆637Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆448Updated this week
- RISC-V CPU Core (RV32IM)☆1,507Updated 3 years ago