schoeberl / chisel-bookLinks
Digital Design with Chisel
☆837Updated 3 weeks ago
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below
Sorting:
- A template project for beginning new Chisel work☆639Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,036Updated 8 months ago
- chisel tutorial exercises and answers☆728Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- VeeR EH1 core☆878Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,860Updated this week
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,900Updated 3 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆881Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,547Updated 2 weeks ago
- Common SystemVerilog components☆623Updated this week
- ☆1,014Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- ☆564Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,274Updated 11 months ago
- Chisel examples and code snippets☆251Updated 2 years ago
- The OpenPiton Platform☆706Updated last week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆957Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆915Updated 6 months ago
- Working Draft of the RISC-V Debug Specification Standard☆490Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago