Digital Design with Chisel
☆922Jul 21, 2026Updated this week
Alternatives and similar repositories for chisel-book
Users that are interested in chisel-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,142Sep 10, 2024Updated last year
- Chisel examples and code snippets☆285Aug 1, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,731Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- chisel tutorial exercises and answers☆755Jan 6, 2022Updated 4 years ago
- Rocket Chip Generator☆3,821Jun 2, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,338Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,536Jun 5, 2026Updated last month
- Scala based HDL☆2,020Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆7,151Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Circuit IR Compilers and Tools☆2,201Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,756Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆931Jul 8, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,026Updated this week
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆128Nov 10, 2025Updated 8 months ago
- An almost empty chisel project as a starting point for hardware design☆37Jan 27, 2025Updated last year
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,627Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,197Feb 11, 2026Updated 5 months ago
- ☆386Jun 14, 2026Updated last month
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆243Nov 20, 2024Updated last year
- ☆238Mar 20, 2023Updated 3 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago