Fuzzing General-Purpose Hardware Designs with Software Fuzzers
☆25Mar 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for xfuzz
Users that are interested in xfuzz are comparing it to the libraries listed below
Sorting:
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- ☆13Mar 15, 2026Updated last week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Mar 6, 2026Updated 2 weeks ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 10 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆13Feb 14, 2026Updated last month
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 6 months ago
- ☆14Oct 30, 2024Updated last year
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 5 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- ☆15Sep 3, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- Microarchitecture diagrams of several CPUs☆47Mar 14, 2026Updated last week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 3 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Open-source high-performance RISC-V processor☆32Dec 12, 2025Updated 3 months ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- ☆23Jan 30, 2025Updated last year
- ☆81Oct 29, 2024Updated last year
- Course website for Advanced Operating Systems☆13Apr 8, 2022Updated 3 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- ☆19May 1, 2023Updated 2 years ago