OpenXiangShan / xfuzzLinks
Fuzzing General-Purpose Hardware Designs with Software Fuzzers
☆24Updated 3 weeks ago
Alternatives and similar repositories for xfuzz
Users that are interested in xfuzz are comparing it to the libraries listed below
Sorting:
- ☆17Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆15Updated 6 months ago
- Xiangshan deterministic workloads generator☆22Updated 6 months ago
- ☆22Updated last month
- 给NEMU移植Linux Kernel!☆21Updated 6 months ago
- ☆50Updated 10 months ago
- CQU Dual Issue Machine☆38Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆29Updated last week
- ☆18Updated 3 weeks ago
- ☆17Updated 8 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆13Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆32Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Pick your favorite language to verify your chip.☆74Updated 3 weeks ago
- Run Rocket Chip on VCU128☆30Updated last month
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆24Updated last week
- ☆22Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 3 years ago
- ☆63Updated last month
- gem5 FS模式实验手册☆44Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Reasoning LLMs optimized for Chisel code generation☆21Updated 5 months ago
- ☆33Updated 8 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago