Anillc / YuriLinks
A riscv emulator.
☆19Updated last year
Alternatives and similar repositories for Yuri
Users that are interested in Yuri are comparing it to the libraries listed below
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- Nix template for the chisel-based industrial designing flows.☆42Updated last month
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- ☆29Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆16Updated 8 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- ☆11Updated 3 months ago
- 给NEMU移植Linux Kernel!☆18Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆17Updated 8 months ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆10Updated 9 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Formal verification tools for Chisel and RISC-V☆13Updated 11 months ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆19Updated last month
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆41Updated 10 months ago
- ☆26Updated 4 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆36Updated this week
- ☆11Updated this week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆24Updated 9 months ago
- ☆18Updated last week