Anillc / YuriLinks
A riscv emulator.
☆19Updated last year
Alternatives and similar repositories for Yuri
Users that are interested in Yuri are comparing it to the libraries listed below
Sorting:
- Nix template for the chisel-based industrial designing flows.☆47Updated 6 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 7 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 9 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- This is an IDE for YSYX_NPC debuging☆12Updated 10 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- ☆11Updated 8 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 11 months ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- 给NEMU移植Linux Kernel!☆21Updated 4 months ago
- ☆58Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- ☆29Updated 9 months ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 7 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆55Updated this week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- CQU Dual Issue Machine☆37Updated last year
- Xiangshan deterministic workloads generator☆22Updated 5 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 9 months ago
- ☆20Updated 4 months ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆24Updated 2 weeks ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- Second Prize in NSCSCC 2024. Out-of-order CPU design from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品☆20Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 3 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago