A riscv emulator.
☆19Feb 5, 2024Updated 2 years ago
Alternatives and similar repositories for Yuri
Users that are interested in Yuri are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 8 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Koishi VTuberized Logo☆13Oct 19, 2024Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 9 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆25Mar 31, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- A curated list of awesome things related to Satori☆13Oct 16, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 months ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 11 months ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- ☆33Apr 10, 2026Updated 5 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- ☆82Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆29Jan 2, 2025Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆15Dec 4, 2025Updated 9 months ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated 2 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆18Updated this week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆125Oct 31, 2024Updated last year
- ☆15Jul 28, 2026Updated last month
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Updated this week
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆38Mar 13, 2024Updated 2 years ago
- ☆14Oct 30, 2024Updated last year
- HITSZ 404 NOT FOUND NSCSCC22 project☆16Sep 8, 2022Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Craft your EDA toolchain with GRH IR☆19Updated this week
- （梗）Meme.☆14Apr 2, 2024Updated 2 years ago
- ☆15Apr 28, 2026Updated 4 months ago
- tldr file for riscv assembly instructions☆18Feb 28, 2021Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Wireguard, but compatible with mpls, no MTU overhead☆20Jan 7, 2025Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated 2 years ago