A riscv emulator.
☆19Feb 5, 2024Updated 2 years ago
Alternatives and similar repositories for Yuri
Users that are interested in Yuri are comparing it to the libraries listed below
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- ☆11Dec 23, 2025Updated 2 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- Koishi VTuberized Logo☆11Oct 19, 2024Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- A curated list of awesome things related to Satori☆12Oct 16, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- Wireguard, but compatible with mpls, no MTU overhead☆17Jan 7, 2025Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- ☆30Jan 23, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- ☆67Updated this week
- 给NEMU 移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- ☆36Jul 22, 2025Updated 7 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- ☆14Oct 30, 2024Updated last year
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆17Updated this week
- ☆12Aug 22, 2023Updated 2 years ago
- Taiwei-3D-Flow☆42Updated this week
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆14Jan 27, 2024Updated 2 years ago
- A satori server implement based on lagrange-python☆37May 6, 2025Updated 9 months ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago