The Scala parser to parse riscv/riscv-opcodes generate
☆26Jan 21, 2026Updated 6 months ago
Alternatives and similar repositories for rvdecoderdb
Users that are interested in rvdecoderdb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆30Jun 19, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Jul 28, 2026Updated last week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated 4 months ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- ☆319Jul 22, 2026Updated 2 weeks ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- ☆39Jul 22, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- ☆83Oct 29, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆32Jan 25, 2026Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- ☆78Aug 3, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- ☆17Jul 21, 2026Updated 2 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- ☆14Oct 30, 2024Updated last year
- ☆33Apr 10, 2026Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆182Updated this week
- A monolithic kernel based on ArceOS.☆14May 24, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 6 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 5 months ago
- OS2022-Proj95☆11Jun 5, 2022Updated 4 years ago
- ☆45Dec 5, 2025Updated 8 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆29Jan 2, 2025Updated last year
- ☆67Aug 5, 2024Updated 2 years ago
- ☆20Jan 2, 2026Updated 7 months ago