chipsalliance / rvdecoderdb
The Scala parser to parse riscv/riscv-opcodes generate
☆16Updated this week
Alternatives and similar repositories for rvdecoderdb:
Users that are interested in rvdecoderdb are comparing it to the libraries listed below
- Basic chisel difftest environment for RTL design (WIP☆18Updated 3 weeks ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- This is an IDE for YSYX_NPC debuging☆11Updated 3 months ago
- Build mini linux for your own RISC-V emulator!☆19Updated 6 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆13Updated 3 months ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆14Updated 6 months ago
- ☆11Updated last month
- ☆64Updated last month
- ☆20Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- 本项目已被合并至官方Chiplab中☆10Updated 2 months ago
- Documentation for XiangShan Design☆20Updated last week
- 给NEMU移植Linux Kernel!☆14Updated 2 weeks ago
- ☆20Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 5 months ago
- Nix template for the chisel-based industrial designing flows.☆37Updated 2 weeks ago
- ☆64Updated 7 months ago
- Pick your favorite language to verify your chip.☆43Updated this week
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆15Updated 4 months ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆16Updated 3 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆30Updated this week
- ☆62Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Xiangshan deterministic workloads generator☆17Updated last month
- ☆82Updated last month
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 6 months ago
- The official website of One Student One Chip project.☆10Updated last month
- ☆17Updated last week