Alternatives and similar repositories for rvdecoderdb:

Users that are interested in rvdecoderdb are comparing it to the libraries listed below

• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆34Updated this week
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆14Updated 5 months ago
• sequencer / zaozi
  The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project
  ☆19Updated this week
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆20Updated 6 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 10 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆27Updated 9 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 7 months ago
• OSCPU / openperf
  ☆11Updated 3 weeks ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆46Updated 2 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 10 months ago
• isnthzy / lightsss-chiplab
  具有lightSSS功能的chiplab，因被gitee实名认证卡脖子不能fork提pr，先传个github版本
  ☆11Updated this week
• OSCPU / chisel-playground
  ☆57Updated last month
• chipsalliance / t1
  ☆128Updated this week
• Tanggling / BOOMCore
  This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…
  ☆14Updated 3 months ago
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 5 months ago
• OSCPU / ysyxSoC
  ☆78Updated 3 weeks ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated 3 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• lizhirui / DreamCoreV2
  ☆21Updated last year
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 5 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆35Updated this week
• yamak / axi-nodes
  ☆19Updated 2 years ago
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆10Updated 9 months ago
• sequencer / arithmetic
  ☆32Updated 3 months ago
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆21Updated 10 months ago
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆13Updated this week
• OSCPU / yosys-sta
  ☆49Updated 3 weeks ago
• CherrySprings / CherrySprings
  ☆17Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆37Updated this week
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year