chipsalliance / rvdecoderdb
The Scala parser to parse riscv/riscv-opcodes generate
☆13Updated 2 weeks ago
Alternatives and similar repositories for rvdecoderdb:
Users that are interested in rvdecoderdb are comparing it to the libraries listed below
- Basic chisel difftest environment for RTL design (WIP☆17Updated 6 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated this week
- The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project☆24Updated this week
- Nix template for the chisel-based industrial designing flows.☆35Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆28Updated 10 months ago
- ☆11Updated last week
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- 本项目已被合并至官方Chiplab中☆10Updated last month
- ☆59Updated 2 weeks ago
- ☆21Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 3 months ago
- The 'missing header' for Chisel☆18Updated this week
- Xiangshan deterministic workloads generator☆16Updated last week
- Pick your favorite language to verify your chip.☆37Updated this week
- ☆53Updated last month
- ☆79Updated last week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 11 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆10Updated 10 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆14Updated 4 months ago
- ☆17Updated last year
- CQU Dual Issue Machine☆35Updated 7 months ago
- ☆61Updated 6 months ago