chipsalliance / rvdecoderdbLinks
The Scala parser to parse riscv/riscv-opcodes generate
☆21Updated this week
Alternatives and similar repositories for rvdecoderdb
Users that are interested in rvdecoderdb are comparing it to the libraries listed below
Sorting:
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- 给NEMU移植Linux Kernel!☆18Updated last week
- ☆14Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆42Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆17Updated 8 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 8 months ago
- Documentation for XiangShan Design☆26Updated last week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆36Updated this week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- ☆21Updated 2 months ago
- ☆18Updated last week
- ☆22Updated 2 years ago
- Xiangshan deterministic workloads generator☆19Updated 3 weeks ago
- ☆11Updated 3 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- ☆29Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- ☆67Updated 3 months ago
- Pick your favorite language to verify your chip.☆49Updated last week
- ☆33Updated 2 months ago
- ☆66Updated 10 months ago
- ☆86Updated last month