chipsalliance / rvdecoderdbLinks
The Scala parser to parse riscv/riscv-opcodes generate
☆22Updated 2 weeks ago
Alternatives and similar repositories for rvdecoderdb
Users that are interested in rvdecoderdb are comparing it to the libraries listed below
Sorting:
- Basic chisel difftest environment for RTL design (WIP☆20Updated 11 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 11 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Updated 8 months ago
- 本项目已被合并至官方Chiplab中☆13Updated last year
- ☆36Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- ☆11Updated last month
- ☆65Updated last month
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆24Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- Documentation for XiangShan Design☆42Updated this week
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆22Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- ☆21Updated 8 months ago
- Xiangshan deterministic workloads generator☆24Updated 8 months ago
- ☆66Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- ☆30Updated last year
- Pick your favorite language to verify your chip.☆77Updated last week
- A framework for building hardware verification platform using software method☆32Updated last month
- ☆71Updated last week
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- ☆90Updated 2 months ago
- ☆29Updated 7 months ago