The Scala parser to parse riscv/riscv-opcodes generate
☆25Jan 21, 2026Updated 2 months ago
Alternatives and similar repositories for rvdecoderdb
Users that are interested in rvdecoderdb are comparing it to the libraries listed below
Sorting:
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆26Jan 25, 2026Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆29Jun 19, 2025Updated 9 months ago
- ☆36Jul 22, 2025Updated 7 months ago
- ☆312Mar 14, 2026Updated last week
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- ☆14Oct 30, 2024Updated last year
- ☆81Oct 29, 2024Updated last year
- A monolithic kernel based on ArceOS.☆14May 24, 2025Updated 9 months ago
- ☆34Jul 28, 2025Updated 7 months ago
- OS2022-Proj95☆11Jun 5, 2022Updated 3 years ago
- Documentation for XiangShan Design☆42Updated this week
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 3 months ago
- ☆44Dec 5, 2025Updated 3 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- ☆19Jan 2, 2026Updated 2 months ago
- ☆11Dec 23, 2025Updated 2 months ago
- Reasoning LLMs optimized for Chisel code generation☆24Jun 19, 2025Updated 9 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- 一个开源活动、会议 和竞赛的展示网站 ｜ Deadlines of open source events, conferences, and competitions.☆78Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- ☆21May 26, 2025Updated 9 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 11 months ago