Alternatives and similar repositories for rvdecoderdb

Users that are interested in rvdecoderdb are comparing it to the libraries listed below

• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆18Updated 2 months ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated 2 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated last month
• Kumonda221-CrO3 / gitlab-runner-vivado
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆9Updated 2 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• Seeker0472 / ysyx-linux
  给NEMU移植Linux Kernel!
  ☆16Updated last month
• CmdBlockZQG / rvcore-mini-linux
  Build mini linux for your own RISC-V emulator!
  ☆19Updated 8 months ago
• NoAXI / NoAXI-LoongArch-CPU
  Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.
  ☆16Updated 8 months ago
• Jpz-sdju / trinity
  ☆20Updated last month
• loongson-community / open-la500
  Mirror of https://gitee.com/loongson-edu/open-la500.git
  ☆17Updated 4 months ago
• 1932287243 / NPC_IDE
  This is an IDE for YSYX_NPC debuging
  ☆12Updated 5 months ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆24Updated last week
• jaypiper / simulator
  ☆27Updated last week
• puckbee / moli
  ☆10Updated this week
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆49Updated last week
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 11 months ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 6 months ago
• isnthzy / lightsss-chiplab
  本项目已被合并至官方Chiplab中
  ☆12Updated 4 months ago
• OSCPU / chisel-playground
  ☆67Updated 3 months ago
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 9 months ago
• OSCPU / yosys-sta
  ☆63Updated 3 weeks ago
• secure-v / vsh
  VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。
  ☆19Updated 3 weeks ago
• OSCPU / openperf
  ☆11Updated 3 months ago
• OSCPU / ysyxSoC
  ☆86Updated last week
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆42Updated 3 weeks ago
• oscc-web / ysyx-website
  The official website of One Student One Chip project.
  ☆10Updated last month
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆18Updated 2 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• MrAMS / NagiCore
  顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
  ☆19Updated 5 months ago
• USTC-System-Courses / CECS-Lab
  ☆36Updated last year