OSCC-Project / iEDALinks
An open-source EDA infrastructure and tools from netlist to GDS
☆393Updated last week
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below
Sorting:
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- EDA wiki☆129Updated 3 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆462Updated this week
- OpenSTA engine☆486Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆204Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆92Updated 2 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆635Updated last week
- ☆150Updated 3 years ago
- EPFL logic synthesis benchmarks☆201Updated last month
- Collect some IC textbooks for learning.☆148Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆172Updated last month
- ☆175Updated 4 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆387Updated 2 months ago
- ☆270Updated 4 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆210Updated 5 months ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆181Updated last month
- ☆146Updated 2 years ago
- ☆77Updated 3 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated last month
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- ☆73Updated 2 months ago
- ☆68Updated 2 years ago
- ☆170Updated 3 weeks ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆137Updated last year