An open-source EDA infrastructure and tools from netlist to GDS
☆491Mar 11, 2026Updated last week
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆188Jun 15, 2025Updated 9 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,507Updated this week
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆458Jul 17, 2025Updated 8 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆145Jul 23, 2025Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- ☆99Jun 24, 2025Updated 8 months ago
- ☆93Nov 12, 2025Updated 4 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆596Updated this week
- OpenROAD's Chatbot Assistant☆37Updated this week
- ☆312Mar 14, 2026Updated last week
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆298Nov 23, 2025Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆172Apr 25, 2025Updated 10 months ago
- EDA wiki☆136Nov 3, 2025Updated 4 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- EPFL logic synthesis benchmarks☆234Mar 3, 2026Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- ☆52Jan 16, 2025Updated last year
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆336Dec 2, 2025Updated 3 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,132Mar 11, 2026Updated last week
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- ☆23Nov 25, 2024Updated last year
- C++ logic network library☆281Sep 30, 2025Updated 5 months ago