OSCC-Project / iEDALinks
An open-source EDA infrastructure and tools from netlist to GDS
ā472Updated last week
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below
Sorting:
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/ā547Updated this week
- š¹ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitā167Updated 8 months ago
- OpenSTA engineā541Updated last week
- EDA wikiā136Updated 2 months ago
- A High-performance Timing Analysis Tool for VLSI Systemsā684Updated 3 weeks ago
- ā229Updated 10 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTUā218Updated last month
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)ā437Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generatorā276Updated last month
- ā217Updated 6 months ago
- ā278Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgenā200Updated 5 years ago
- Collect some IC textbooks for learning.ā181Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.ā558Updated 2 months ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow ā¦ā189Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 ā¦ā483Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.ā189Updated 7 months ago
- ā187Updated 4 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line toolā104Updated 6 months ago
- Chisel examples and code snippetsā265Updated 3 years ago
- Some useful documents of Synopsysā93Updated 4 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open sourceā295Updated last week
- A Chisel RTL generator for network-on-chip interconnectsā224Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easyā400Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUsā166Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open pā¦ā383Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.ā330Updated last month
- ā328Updated last week
- A Fast, Low-Overhead On-chip Networkā259Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTLā309Updated 3 months ago