An open-source EDA infrastructure and tools from netlist to GDS
☆490Jan 10, 2026Updated last month
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Jun 15, 2025Updated 8 months ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆451Jul 17, 2025Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- ☆98Jun 24, 2025Updated 8 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆575Updated this week
- ☆52Jan 16, 2025Updated last year
- OpenROAD's Chatbot Assistant☆34Updated this week
- EDA wiki☆136Nov 3, 2025Updated 3 months ago
- ☆93Nov 12, 2025Updated 3 months ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆170Apr 25, 2025Updated 10 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- EPFL logic synthesis benchmarks☆228Nov 18, 2025Updated 3 months ago
- ☆310Feb 6, 2026Updated 3 weeks ago
- EDA wiki☆53Mar 1, 2023Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 3 months ago
- ☆32Dec 16, 2021Updated 4 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,124Updated this week
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆289Nov 23, 2025Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- ☆67Updated this week
- OpenSTA engine☆552Updated this week
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago