OSCC-Project / iEDALinks
An open-source EDA infrastructure and tools from netlist to GDS
☆467Updated this week
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below
Sorting:
- OpenSTA engine☆533Updated 3 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆538Updated this week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆166Updated 8 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆681Updated this week
- ☆218Updated 9 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆217Updated last month
- EDA wiki☆135Updated last month
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆432Updated 5 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 2 weeks ago
- Collect some IC textbooks for learning.☆178Updated 3 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 5 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆196Updated 5 years ago
- EPFL logic synthesis benchmarks☆223Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- ☆278Updated 4 years ago
- Deep learning toolkit-enabled VLSI placement☆917Updated last week
- RePlAce global placement tool☆246Updated 5 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆382Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆549Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆59Updated 6 months ago
- ☆183Updated 4 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆291Updated last week
- Common SystemVerilog components☆689Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆307Updated 2 months ago
- ☆214Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- ☆327Updated last week
- Chisel examples and code snippets☆263Updated 3 years ago