OSCC-Project / iEDALinks
An open-source EDA infrastructure and tools from netlist to GDS
☆481Updated 3 weeks ago
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below
Sorting:
- OpenSTA engine☆550Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆557Updated last week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- EDA wiki☆136Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆689Updated last month
- ☆234Updated 10 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆223Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Updated 2 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆447Updated 6 months ago
- ☆220Updated 7 months ago
- ☆277Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆192Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆390Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆201Updated 5 years ago
- Collect some IC textbooks for learning.☆182Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- Documentation for XiangShan☆432Updated this week
- ☆220Updated last month
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆145Updated 2 years ago
- ☆189Updated 4 years ago
- ☆90Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆485Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Updated 3 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆298Updated last month
- EPFL logic synthesis benchmarks☆227Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆310Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆568Updated 3 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆107Updated 7 months ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- Chisel examples and code snippets☆266Updated 3 years ago