OSCC-Project / iEDALinks
An open-source EDA infrastructure and tools from netlist to GDS
☆436Updated 2 weeks ago
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below
Sorting:
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆495Updated this week
- EDA wiki☆131Updated 6 months ago
- OpenSTA engine☆508Updated last week
- ☆274Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆658Updated 3 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆404Updated 2 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- ☆194Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆268Updated last week
- RePlAce global placement tool☆239Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- EPFL logic synthesis benchmarks☆213Updated last week
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆284Updated 2 weeks ago
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- ☆195Updated 3 months ago
- Deep learning toolkit-enabled VLSI placement☆870Updated last week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆95Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆157Updated last week
- ☆176Updated 4 years ago
- Machine Generated Analog IC Layout☆255Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- ☆83Updated 5 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- ☆87Updated last week
- ☆318Updated 3 months ago