OSCC-Project / iEDALinks
An open-source EDA infrastructure and tools from netlist to GDS
☆451Updated last week
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below
Sorting:
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆160Updated 6 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆518Updated this week
- OpenSTA engine☆523Updated last week
- EDA wiki☆133Updated 2 weeks ago
- Collect some IC textbooks for learning.☆170Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆215Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆274Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆671Updated 4 months ago
- ☆208Updated 8 months ago
- ☆206Updated 4 months ago
- ☆276Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆416Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆221Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆97Updated 4 months ago
- ☆86Updated last week
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆185Updated 5 months ago
- ☆183Updated 4 years ago
- ☆210Updated 7 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆302Updated last month
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆318Updated 7 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆287Updated 2 months ago
- Deep learning toolkit-enabled VLSI placement☆888Updated last week
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆236Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆239Updated last week
- EPFL logic synthesis benchmarks☆216Updated last month
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- Some useful documents of Synopsys☆90Updated 4 years ago