OSCC-Project / iEDA
☆324Updated last month
Related projects ⓘ
Alternatives and complementary repositories for iEDA
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆342Updated this week
- EDA wiki☆116Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆233Updated last month
- OpenSTA engine☆412Updated 2 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆176Updated 2 weeks ago
- ☆259Updated 3 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆162Updated this week
- Collect some IC textbooks for learning.☆104Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆307Updated last week
- Common SystemVerilog components☆518Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆570Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆77Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- Verilog Configurable Cache☆167Updated 2 months ago
- ☆119Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated 2 weeks ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆121Updated 9 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- ☆267Updated 2 months ago
- ☆118Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆209Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆177Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week