An open-source EDA infrastructure and tools from netlist to GDS
☆514Mar 11, 2026Updated 3 months ago
Alternatives and similar repositories for iEDA
Users that are interested in iEDA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆167Jan 16, 2026Updated 4 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆205May 21, 2026Updated 3 weeks ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,724Jun 5, 2026Updated last week
- GPU-based logic synthesis tool☆104Mar 31, 2026Updated 2 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆94Aug 22, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Deep learning toolkit-enabled VLSI placement☆1,010Apr 24, 2026Updated last month
- A High-performance Timing Analysis Tool for VLSI Systems☆701Dec 26, 2025Updated 5 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆339Jan 5, 2026Updated 5 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆197May 19, 2025Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆482May 17, 2026Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆57Apr 23, 2025Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆149Jul 23, 2025Updated 10 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆148Feb 27, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆99Jun 24, 2025Updated 11 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆312Nov 23, 2025Updated 6 months ago
- ☆97Nov 12, 2025Updated 7 months ago
- ☆318May 13, 2026Updated 3 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆647Updated this week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆176Apr 25, 2025Updated last year
- EDA wiki☆137Nov 3, 2025Updated 7 months ago
- OpenROAD's Chatbot Assistant☆41Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆651Aug 13, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- EPFL logic synthesis benchmarks☆254May 6, 2026Updated last month
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- ☆53Jan 16, 2025Updated last year
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆351Dec 2, 2025Updated 6 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,183Updated this week
- This is a repo to store circuit design datasets☆18Jan 17, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Research paper based on or related to ABC.☆72May 26, 2026Updated 2 weeks ago
- ☆22Nov 25, 2024Updated last year
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year