☆28Dec 4, 2025Updated 10 months ago
Alternatives and similar repositories for diplomacy
Users that are interested in diplomacy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- ☆12Updated this week
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 9 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- New implementation of protocols☆15Updated this week
- work in progress, playing around with btor2 in rust☆16Oct 27, 2026Updated last week
- ☆14May 7, 2026Updated 5 months ago
- MCP server to read waveform files☆49Oct 27, 2026Updated last week
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- Craft your EDA toolchain with GRH IR☆21Updated this week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆27Aug 8, 2026Updated 2 months ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Agile Hardware Design Course☆35Updated this week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xiangshan deterministic workloads generator☆30Oct 14, 2026Updated 2 weeks ago
- ☆394Aug 19, 2026Updated 2 months ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆239Nov 7, 2025Updated 11 months ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆22Oct 10, 2026Updated 3 weeks ago
- ☆36Mar 31, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Oct 31, 2023Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- ☆91Updated this week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- The User Guide of XiangShan.☆22Oct 20, 2026Updated 2 weeks ago