☆28Dec 4, 2025Updated 9 months ago
Alternatives and similar repositories for diplomacy
Users that are interested in diplomacy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 7 months ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MCP server to read waveform files☆48Aug 1, 2026Updated last month
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Agile Hardware Design Course☆29Updated this week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Craft your EDA toolchain with GRH IR☆19Updated this week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Aug 8, 2026Updated last month
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- Xiangshan deterministic workloads generator☆28Aug 29, 2026Updated 3 weeks ago
- ☆393Aug 19, 2026Updated last month
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆21Apr 14, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆82Updated this week
- ☆36Mar 31, 2025Updated last year
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 3 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- The User Guide of XiangShan.☆22Sep 1, 2026Updated 3 weeks ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆237Nov 7, 2025Updated 10 months ago
- ☆324Jul 22, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆25Nov 21, 2020Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Updated this week
- Connecting bv_decide to SMTLIB.☆19Aug 27, 2026Updated 3 weeks ago
- ☆45Sep 1, 2026Updated 3 weeks ago
- work in progress, playing around with btor2 in rust☆16Updated this week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago