chipsalliance / diplomacyLinks
☆21Updated 6 months ago
Alternatives and similar repositories for diplomacy
Users that are interested in diplomacy are comparing it to the libraries listed below
Sorting:
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 8 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 10 months ago
- ☆40Updated 3 months ago
- A Scala library for Context-Dependent Environments☆48Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆54Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated this week
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- ☆12Updated 4 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆88Updated this week
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆15Updated 8 months ago
- Chisel RISC-V Vector 1.0 Implementation☆111Updated 3 weeks ago
- Simple UVM environment for experimenting with Verilator.☆24Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Intel Compiler for SystemC☆24Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Updated 3 years ago
- Open-source non-blocking L2 cache☆48Updated this week
- The specification for the FIRRTL language☆63Updated last week
- Provides various testers for chisel users☆100Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- ☆33Updated 6 months ago
- ☆20Updated 5 years ago