☆25Dec 4, 2025Updated 3 months ago
Alternatives and similar repositories for diplomacy
Users that are interested in diplomacy are comparing it to the libraries listed below
Sorting:
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- ☆11Dec 23, 2025Updated 2 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- jyy os enhanced☆13Jul 10, 2025Updated 7 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- ☆28Mar 31, 2025Updated 11 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Feb 27, 2026Updated last week
- ☆17Mar 26, 2025Updated 11 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- ☆17Mar 17, 2022Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- ☆19Jan 2, 2026Updated 2 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- ☆19Jul 12, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago