chipsalliance / diplomacyLinks
☆21Updated 2 months ago
Alternatives and similar repositories for diplomacy
Users that are interested in diplomacy are comparing it to the libraries listed below
Sorting:
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆43Updated 7 months ago
- ☆33Updated 2 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- Example of Chisel3 Diplomacy☆11Updated 3 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆19Updated 4 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- ☆39Updated last year
- ☆17Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- ☆12Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago
- ☆30Updated 5 months ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- ☆22Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆29Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Xiangshan deterministic workloads generator☆19Updated 3 weeks ago
- An almost empty chisel project as a starting point for hardware design☆31Updated 4 months ago
- Chisel implementation of AES☆23Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- ☆14Updated 4 months ago