☆27Dec 4, 2025Updated 7 months ago
Alternatives and similar repositories for diplomacy
Users that are interested in diplomacy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- MCP server to read waveform files☆44Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Craft your EDA toolchain with GRH IR☆19Updated this week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- ☆386Jun 14, 2026Updated last month
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 10 months ago
- Nix template for the chisel-based industrial designing flows.☆58Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 2 weeks ago
- ☆76Jul 16, 2026Updated last week
- ☆33Mar 31, 2025Updated last year
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated last month
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- The User Guide of XiangShan.☆21Jun 1, 2026Updated last month
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- ☆319Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆25Nov 21, 2020Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- Connecting bv_decide to SMTLIB.☆15Updated this week
- ☆45Dec 5, 2025Updated 7 months ago
- work in progress, playing around with btor2 in rust☆15Updated this week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago