RISC-V Matrix Specification
☆27Dec 2, 2024Updated last year
Alternatives and similar repositories for riscv-matrix-spec
Users that are interested in riscv-matrix-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13May 29, 2026Updated 3 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- materials available to the public☆42Sep 1, 2026Updated 2 weeks ago
- Open-source non-blocking L2 cache☆66Updated this week
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆324Jul 22, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆261Aug 18, 2026Updated last month
- ☆17Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 3 months ago
- ☆20Jan 2, 2026Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 7 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated last month
- ☆14Dec 15, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- ☆40Mar 6, 2026Updated 6 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 9 months ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 4 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- ☆382Aug 26, 2026Updated 3 weeks ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 4 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆83Jul 18, 2026Updated 2 months ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- ☆21Sep 24, 2023Updated 2 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago