RISC-V Matrix Specification
☆25Dec 2, 2024Updated last year
Alternatives and similar repositories for riscv-matrix-spec
Users that are interested in riscv-matrix-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆179Apr 1, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated 3 months ago
- ☆17Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Open-source non-blocking L2 cache☆57Updated this week
- ordspecsim: The Swarm architecture simulator☆25Feb 15, 2023Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆312Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆53Jan 20, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆38Mar 6, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆145Updated this week
- ☆102Mar 5, 2026Updated last month
- ☆19Jan 2, 2026Updated 3 months ago
- RISCV C and Triton AI-Benchmark☆24Jan 28, 2026Updated 2 months ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆508Apr 10, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆14Dec 15, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 4 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- ☆370Apr 11, 2026Updated last week
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- example using the httpapi connection plugin☆11Sep 19, 2018Updated 7 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Apr 13, 2026Updated last week
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Mar 14, 2026Updated last month
- Pick your favorite language to verify your chip.☆85Apr 9, 2026Updated last week
- ☆22Sep 24, 2023Updated 2 years ago