RISC-V Matrix Specification
☆27Dec 2, 2024Updated last year
Alternatives and similar repositories for riscv-matrix-spec
Users that are interested in riscv-matrix-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 6 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13Oct 9, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- materials available to the public☆45Sep 24, 2026Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆63Jan 20, 2026Updated 9 months ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated 2 weeks ago
- ☆17Updated this week
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆109Jul 20, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated 2 weeks ago
- ☆20Oct 2, 2026Updated 3 weeks ago
- ☆381Oct 15, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Dec 15, 2022Updated 3 years ago
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 9 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆30Sep 15, 2026Updated last month
- RV64emu is a riscv64 emulator written in rust,can run linux !☆23Oct 5, 2024Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 4 months ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆38Jun 23, 2022Updated 4 years ago
- 從入門到進階的 Chisel HDL 指南☆14Jun 4, 2026Updated 4 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Oct 19, 2026Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- SiFive Kernel Library☆33Updated this week