riscv-stc / riscv-matrix-specLinks
RISC-V Matrix Specification
☆22Updated 10 months ago
Alternatives and similar repositories for riscv-matrix-spec
Users that are interested in riscv-matrix-spec are comparing it to the libraries listed below
Sorting:
- ☆80Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- Advanced Architecture Labs with CVA6☆68Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Unit tests generator for RVV 1.0☆92Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- RiVEC Bencmark Suite☆122Updated 10 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- ☆59Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆29Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆22Updated 2 years ago
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago