riscv-stc / riscv-matrix-specLinks
RISC-V Matrix Specification
☆22Updated 10 months ago
Alternatives and similar repositories for riscv-matrix-spec
Users that are interested in riscv-matrix-spec are comparing it to the libraries listed below
Sorting:
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆34Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆76Updated last week
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- ☆54Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆22Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ☆49Updated 5 months ago
- ☆56Updated 2 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆27Updated this week
- ☆18Updated this week
- ☆35Updated 6 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago