riscv-stc / riscv-matrix-specLinks
RISC-V Matrix Specification
☆22Updated 8 months ago
Alternatives and similar repositories for riscv-matrix-spec
Users that are interested in riscv-matrix-spec are comparing it to the libraries listed below
Sorting:
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- ☆72Updated last week
- Advanced Architecture Labs with CVA6☆66Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last month
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆33Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 2 weeks ago
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆26Updated last month
- ☆47Updated 4 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- ☆22Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆39Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆53Updated 3 weeks ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- ☆53Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- RiVEC Bencmark Suite☆120Updated 8 months ago