Alternatives and similar repositories for micro-arch-training:

Users that are interested in micro-arch-training are comparing it to the libraries listed below

• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆249Updated last month
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆133Updated 3 months ago
• OSCPU / ysyx-workbench
  ☆129Updated 5 months ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆199Updated 8 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆125Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 5 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆129Updated last year
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆226Updated 3 years ago
• OpenXiangShan / NEMU
  ☆253Updated this week
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆122Updated 7 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆167Updated 3 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆149Updated 2 weeks ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆48Updated 10 months ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆734Updated last week
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆397Updated last week
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆44Updated 2 years ago
• NJU-ProjectN / fceux-am
  ☆85Updated 2 months ago
• Baozixu99 / NPUcoreLA
  NPUcoreLA为2024年全国大学生计算机系统能力大赛-操作系统设计赛-OS内核实现赛道的参赛作品。
  ☆14Updated 3 months ago
• OSCPU / ysyxSoC
  ☆78Updated last month
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆118Updated 4 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆14Updated 5 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆54Updated last year
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆672Updated 3 weeks ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆25Updated 2 years ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 10 months ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆250Updated 7 years ago
• redlightASl / Notes
  ☆65Updated 2 weeks ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆22Updated last year
• SakuraILU / NJU-ICS2021-PA
  NJU ICS课程的PA实验，非常棒的一个大项目，受益匪浅！一栈式打通虚拟机NEMU、操作系统NLiteOS和应用层
  ☆48Updated 2 years ago
• USTC-System-Courses / CECS-Lab
  ☆31Updated last year