Alternatives and similar repositories for micro-arch-training:

Users that are interested in micro-arch-training are comparing it to the libraries listed below

• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆251Updated last month
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆137Updated 4 months ago
• OSCPU / ysyx-workbench
  ☆131Updated 5 months ago
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆128Updated last year
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆200Updated 9 months ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆228Updated 3 years ago
• OpenXiangShan / NEMU
  ☆257Updated this week
• DawnCarol / DawnCarol
  ☆120Updated this week
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆122Updated 7 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆131Updated last year
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆400Updated last week
• Yawei-Ding / ysyx_riscv64_cpu
  ☆57Updated last year
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆678Updated this week
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆48Updated 11 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆121Updated 2 years ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆741Updated 3 weeks ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆149Updated last month
• OSCPU / ysyxSoC
  ☆79Updated this week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆132Updated this week
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆250Updated 7 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆167Updated 3 years ago
• OSCPU / NutShell-doc
  ☆120Updated 2 years ago
• liangkangnan / tinyriscv
  A very simple and easy to understand RISC-V core.
  ☆1,154Updated last year
• OSCPU / yosys-sta
  ☆53Updated last month
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆32Updated last month
• Baozixu99 / NPUcoreLA
  NPUcoreLA为2024年全国大学生计算机系统能力大赛-操作系统设计赛-OS内核实现赛道的参赛作品。
  ☆14Updated 3 months ago
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆44Updated 2 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆22Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆31Updated 4 months ago