shinezyy / micro-arch-trainingLinks
How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
☆578Updated 10 months ago
Alternatives and similar repositories for micro-arch-training
Users that are interested in micro-arch-training are comparing it to the libraries listed below
Sorting:
- NJU Virtual Board☆281Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆254Updated last year
- ☆151Updated 3 weeks ago
- NSCSCC 信息整合☆244Updated 4 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- ☆66Updated 10 months ago
- ☆194Updated 2 months ago
- ☆283Updated this week
- A RISC-V ELF psABI Document☆786Updated last week
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆291Updated 7 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆184Updated last year
- ☆175Updated last year
- An exquisite superscalar RV32GC processor.☆159Updated 5 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆203Updated 3 weeks ago
- Documentation for XiangShan☆417Updated this week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 4 years ago
- Collect some IC textbooks for learning.☆146Updated 2 years ago
- ☆97Updated 7 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆758Updated this week
- riscv指令集,单周期以及五级流水线CPU☆71Updated 5 months ago
- jump to a place when progam runs to the max instruction number☆12Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆55Updated last year
- ☆86Updated last month
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆127Updated 4 years ago
- NUDT 高级体系结构实验☆35Updated 9 months ago
- This repository collects all materials from past years of cs152.☆47Updated 11 months ago
- ☆38Updated last year
- ☆68Updated 2 years ago