shinezyy / micro-arch-trainingView external linksLinks
How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
☆625Aug 13, 2024Updated last year
Alternatives and similar repositories for micro-arch-training
Users that are interested in micro-arch-training are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Oct 14, 2024Updated last year
- ☆66Aug 5, 2024Updated last year
- ☆125Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- ☆78Oct 29, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated 11 months ago
- ☆64Dec 4, 2022Updated 3 years ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 8 months ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- ☆12Sep 18, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- ☆65Dec 27, 2025Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆22Jan 21, 2026Updated 3 weeks ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 8 months ago
- An open-source EDA infrastructure and tools from netlist to GDS☆481Jan 10, 2026Updated last month
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated 3 weeks ago
- ☆92Sep 30, 2025Updated 4 months ago
- ☆22Nov 3, 2025Updated 3 months ago
- ☆11Dec 23, 2025Updated last month
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,460Updated this week
- Open-source high-performance RISC-V processor☆6,873Updated this week
- ☆36Jul 22, 2025Updated 6 months ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,090Nov 14, 2025Updated 2 months ago
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated last week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated last year
- Super fast RISC-V ISA emulator for XiangShan processor☆309Jan 30, 2026Updated 2 weeks ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last week
- ☆161Dec 19, 2025Updated last month
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆669Feb 1, 2026Updated last week