How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
☆651Aug 13, 2024Updated last year
Alternatives and similar repositories for micro-arch-training
Users that are interested in micro-arch-training are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆215Oct 14, 2024Updated last year
- ☆67Aug 5, 2024Updated last year
- ☆143Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- ☆81Oct 29, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated 2 months ago
- ☆12Sep 18, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆57Apr 23, 2025Updated last year
- ☆73May 11, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆64Dec 4, 2022Updated 3 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Open-source high-performance RISC-V processor