shinezyy / micro-arch-training
How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
☆556Updated 8 months ago
Alternatives and similar repositories for micro-arch-training:
Users that are interested in micro-arch-training are comparing it to the libraries listed below
- NJU Virtual Board☆272Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆153Updated 6 months ago
- ☆145Updated 7 months ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆231Updated 11 months ago
- 一生一芯的信息发布和内容网站☆130Updated last year
- A RISC-V ELF psABI Document☆771Updated last month
- NSCSCC 信息整合☆239Updated 4 years ago
- ☆271Updated this week
- ☆66Updated 8 months ago
- ☆187Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆728Updated last week
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆131Updated 10 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆278Updated 7 years ago
- Documentation for XiangShan☆412Updated last week
- ☆158Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆51Updated last year
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆124Updated 4 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 3 years ago
- An exquisite superscalar RV32GC processor.☆155Updated 3 months ago
- ☆94Updated 5 months ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆983Updated 2 months ago
- riscv指令集,单周期以及五级流水线CPU☆54Updated 3 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆194Updated 3 weeks ago
- ☆63Updated this week
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 5 years ago
- 关于RISC-V你所需要知道的一切☆556Updated 2 years ago
- Collect some IC textbooks for learning.☆134Updated 2 years ago
- ☆85Updated 2 months ago
- CPU Design Based on RISCV ISA☆105Updated 10 months ago
- ☆64Updated 2 years ago