Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
☆47Oct 29, 2026Updated this week
Alternatives and similar repositories for CHIron
Users that are interested in CHIron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Jul 28, 2026Updated 3 months ago
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jul 28, 2022Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- ☆27Oct 14, 2026Updated 2 weeks ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆256Jun 25, 2025Updated last year
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- ☆15Apr 28, 2026Updated 6 months ago
- An open platform for exploring scale-up network systems.☆23Mar 16, 2026Updated 7 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Oct 12, 2026Updated 2 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Oct 21, 2026Updated last week
- ☆16May 25, 2026Updated 5 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- npu☆13Sep 5, 2018Updated 8 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- only display GPU☆10Mar 6, 2025Updated last year
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆19May 31, 2026Updated 4 months ago
- systemc建模相关☆28Jun 11, 2014Updated 12 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- Sifive All Aboard 系列文章翻译☆11Nov 26, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- CMake based hardware build system☆47Aug 31, 2026Updated last month
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆311Jun 26, 2026Updated 4 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago