Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
☆37Mar 11, 2026Updated last week
Alternatives and similar repositories for CHIron
Users that are interested in CHIron are comparing it to the libraries listed below
Sorting:
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Mar 13, 2026Updated last week
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- ☆25Dec 4, 2025Updated 3 months ago
- ☆224Jun 25, 2025Updated 8 months ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Open-source non-blocking L2 cache☆55Updated this week
- emuMonitor is a tool for "palladium" and "zebu" usage information data-collection, data-analysis and data-display.☆15Nov 19, 2024Updated last year
- ☆66Aug 5, 2024Updated last year
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- ☆30Jan 23, 2025Updated last year
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 10 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- ☆21Mar 11, 2026Updated last week
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Mar 4, 2026Updated 2 weeks ago
- systemc建模相关☆27Jun 11, 2014Updated 11 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago