RISMicroDevices / CHIronLinks
Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
☆24Updated this week
Alternatives and similar repositories for CHIron
Users that are interested in CHIron are comparing it to the libraries listed below
Sorting:
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆22Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆17Updated 5 months ago
- ☆33Updated 7 months ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆20Updated 3 years ago
- RV64GC Linux Capable RISC-V Core☆40Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆30Updated last month
- RISC-V Matrix Specification☆22Updated 10 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 6 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆30Updated last week
- ☆30Updated 2 months ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆16Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆92Updated last month
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 5 months ago
- ☆17Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- ☆47Updated 9 months ago
- An almost empty chisel project as a starting point for hardware design☆33Updated 8 months ago