arch-simulator-sig / advanced-computer-architectureView external linksLinks
体系结构研讨 + ysyx高阶大纲 (WIP
☆194Oct 14, 2024Updated last year
Alternatives and similar repositories for advanced-computer-architecture
Users that are interested in advanced-computer-architecture are comparing it to the libraries listed below
Sorting:
- ☆66Aug 5, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆625Aug 13, 2024Updated last year
- Advanced Architecture Labs with CVA6☆77Jan 16, 2024Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- QuardStar Tutorial is all you need !☆18Sep 11, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆22Jan 21, 2026Updated 3 weeks ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆78Oct 29, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- ☆12Sep 18, 2024Updated last year
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 4 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- ☆220Jun 25, 2025Updated 7 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆125Updated this week
- ☆35Aug 22, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated last week
- ☆92Sep 30, 2025Updated 4 months ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 4, 2026Updated last week
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated last week
- ☆30Jan 23, 2025Updated last year
- ☆90Nov 12, 2025Updated 3 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- ☆36Jul 22, 2025Updated 6 months ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 10 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago