体系结构研讨 + ysyx高阶大纲 (WIP
☆221Sep 24, 2026Updated last month
Alternatives and similar repositories for advanced-computer-architecture
Users that are interested in advanced-computer-architecture are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆68Aug 5, 2024Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆683Aug 13, 2024Updated 2 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Advanced Architecture Labs with CVA6☆84Jan 16, 2024Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- QuardStar Tutorial is all you need !☆20Sep 11, 2024Updated 2 years ago
- ☆44Jul 28, 2025Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆621Aug 9, 2024Updated 2 years ago
- ☆257Jun 25, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆969Oct 26, 2026Updated last week
- ☆99Oct 23, 2026Updated last week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- MIT6.175 & MIT6.375 Study Notes☆51Apr 21, 2023Updated 3 years ago
- ☆85Oct 29, 2024Updated 2 years ago
- ☆12Sep 18, 2024Updated 2 years ago
- only display GPU☆10Mar 6, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A fork of Xiangshan for AI☆65Updated this week
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- ☆98Nov 12, 2025Updated 11 months ago
- ☆35Aug 22, 2023Updated 3 years ago
- ☆15Jul 28, 2026Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆15Mar 29, 2025Updated last year
- An exquisite superscalar RV32GC processor.☆169May 12, 2026Updated 5 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Pick your favorite language to verify your chip.☆96Updated this week
- ☆28Apr 23, 2026Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- ☆21Jan 13, 2026Updated 9 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- A template project for beginning new Chisel work☆709Feb 24, 2026Updated 8 months ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year