OpenXiangShan / gsimLinks
☆53Updated 2 weeks ago
Alternatives and similar repositories for gsim
Users that are interested in gsim are comparing it to the libraries listed below
Sorting:
- Xiangshan deterministic workloads generator☆20Updated 4 months ago
- ☆11Updated 7 months ago
- Pick your favorite language to verify your chip.☆68Updated this week
- Documentation for XiangShan Design☆31Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 8 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- ☆67Updated last year
- ☆82Updated 5 months ago
- ☆30Updated 7 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆67Updated 7 months ago
- 给NEMU移植Linux Kernel!☆18Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆156Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 6 months ago
- ☆22Updated 2 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆42Updated this week
- A framework for building hardware verification platform using software method☆28Updated 2 weeks ago
- CQU Dual Issue Machine☆37Updated last year
- ☆86Updated last week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 8 months ago
- ☆74Updated 10 months ago
- ☆17Updated 3 years ago
- ☆31Updated last month
- The official website of One Student One Chip project.☆11Updated 3 weeks ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated 2 weeks ago
- Build mini linux for your own RISC-V emulator!☆21Updated last year