OpenXiangShan / gsimLinks
☆40Updated last week
Alternatives and similar repositories for gsim
Users that are interested in gsim are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan Design☆29Updated this week
- ☆11Updated 5 months ago
- Xiangshan deterministic workloads generator☆19Updated 2 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- Pick your favorite language to verify your chip.☆51Updated last week
- ☆15Updated last week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- ☆67Updated 5 months ago
- ☆73Updated 8 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 4 months ago
- CQU Dual Issue Machine☆35Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆66Updated 11 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- ☆17Updated 3 years ago
- ☆73Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- The official website of One Student One Chip project.☆10Updated last week
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- 给NEMU移植Linux Kernel!☆18Updated last month
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆90Updated this week
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆17Updated 10 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- ☆86Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 9 months ago
- Run rocket-chip on FPGA☆68Updated 8 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- ☆24Updated 3 months ago
- Open-source high-performance RISC-V processor☆28Updated last month