OpenXiangShan / gsimLinks
☆65Updated last month
Alternatives and similar repositories for gsim
Users that are interested in gsim are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan Design☆42Updated this week
- Xiangshan deterministic workloads generator☆24Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- ☆11Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- ☆90Updated 2 months ago
- ☆78Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 11 months ago
- ☆71Updated last week
- Pick your favorite language to verify your chip.☆77Updated last week
- Basic chisel difftest environment for RTL design (WIP☆20Updated 11 months ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- ☆66Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆13Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- CQU Dual Issue Machine☆38Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆22Updated 2 weeks ago
- 给NEMU移植Linux Kernel!☆22Updated 8 months ago
- ☆92Updated 4 months ago
- A fork of Xiangshan for AI☆36Updated last week
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。