OpenXiangShan / gsimLinks
☆65Updated last month
Alternatives and similar repositories for gsim
Users that are interested in gsim are comparing it to the libraries listed below
Sorting:
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- Xiangshan deterministic workloads generator☆24Updated 8 months ago
- ☆11Updated last month
- Documentation for XiangShan Design☆40Updated last week
- 本项目已被合并至官方Chiplab中☆13Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 11 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- Pick your favorite language to verify your chip.☆77Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- ☆30Updated last year
- Modern co-simulation framework for RISC-V CPUs☆170Updated this week
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated this week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- ☆77Updated last year
- ☆66Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 months ago
- ☆90Updated 2 months ago
- CQU Dual Issue Machine☆38Updated last year
- A fork of Xiangshan for AI☆36Updated last week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 9 months ago
- ☆123Updated this week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- ☆92Updated 3 months ago
- 给NEMU移植Linux Kernel!☆22Updated 7 months ago
- ☆70Updated 11 months ago
- ☆20Updated last year
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- A framework for building hardware verification platform using software method☆32Updated last month