☆70Apr 30, 2026Updated this week
Alternatives and similar repositories for gsim
Users that are interested in gsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Dec 23, 2025Updated 4 months ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated last month
- ☆52Jan 16, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 3 months ago
- A fork of Xiangshan for AI☆46Apr 23, 2026Updated last week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- ☆82Oct 29, 2024Updated last year
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 2 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Apr 12, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- ☆22Apr 16, 2023Updated 3 years ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Aug 24, 2024Updated last year
- CPU敏捷开发框架(龙芯杯2024)☆27Sep 6, 2024Updated last year
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 4 months ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆35Jun 16, 2023Updated 2 years ago
- Xiangshan deterministic workloads generator☆26May 14, 2025Updated 11 months ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last week
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pick your favorite language to verify your chip.☆86Apr 23, 2026Updated last week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆636Aug 13, 2024Updated last year
- Microarchitecture diagrams of several CPUs