OpenXiangShan / gsimLinks
☆64Updated last week
Alternatives and similar repositories for gsim
Users that are interested in gsim are comparing it to the libraries listed below
Sorting:
- Xiangshan deterministic workloads generator☆24Updated 7 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 8 months ago
- ☆11Updated 2 weeks ago
- Documentation for XiangShan Design☆38Updated this week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 10 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 weeks ago
- Pick your favorite language to verify your chip.☆74Updated this week
- ☆67Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- ☆69Updated 10 months ago
- 本项目已被合并至官方Chiplab中☆13Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated 4 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Updated 7 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- ☆76Updated last year
- ☆89Updated last month
- ☆122Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last month
- CQU Dual Issue Machine☆38Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Updated 9 months ago
- ☆36Updated 5 months ago
- ☆29Updated 11 months ago
- ☆52Updated 11 months ago
- Modern co-simulation framework for RISC-V CPUs☆166Updated this week
- ☆91Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- The official website of One Student One Chip project.☆11Updated last month
- A framework for building hardware verification platform using software method☆30Updated last week
- This is an IDE for YSYX_NPC debuging☆12Updated last year