VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。
☆25Dec 8, 2025Updated 10 months ago
Alternatives and similar repositories for vsh
Users that are interested in vsh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆20Apr 8, 2026Updated 6 months ago
- Embedded Development Framework for ECOS SoC Chip.☆18Sep 20, 2026Updated 2 weeks ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- ☆15Jul 28, 2026Updated 2 months ago
- MCP server to read waveform files☆48Aug 1, 2026Updated 2 months ago
- ☆21May 26, 2025Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated 2 years ago
- Xiangshan deterministic workloads generator☆29Aug 29, 2026Updated last month
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆16Jan 18, 2025Updated last year
- ☆86Updated this week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆28Sep 15, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A fork of Xiangshan for AI☆59Updated this week
- ☆17Mar 26, 2025Updated last year
- Documentation for XiangShan Design☆52Sep 28, 2026Updated last week
- An RTL-to-Chip Silicon Design Solution.☆76Updated this week
- ☆39Jul 22, 2025Updated last year
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ☆30Jun 19, 2025Updated last year
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 4 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V SST CPU Component☆25Sep 8, 2026Updated last month
- The User Guide of XiangShan.☆22Sep 1, 2026Updated last month
- The specification for the FIRRTL language☆67Oct 2, 2026Updated last week
- Collection of examples for the MiniSat API☆16Feb 1, 2011Updated 15 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 4 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated 2 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 7 months ago