sequencer / arithmeticLinks
☆33Updated 5 months ago
Alternatives and similar repositories for arithmetic
Users that are interested in arithmetic are comparing it to the libraries listed below
Sorting:
- chipyard in mill :P☆78Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆81Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆29Updated 5 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 3 months ago
- ☆52Updated 6 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last week
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- The 'missing header' for Chisel☆21Updated 5 months ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆22Updated 2 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 6 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago