sequencer / arithmeticLinks
☆33Updated 10 months ago
Alternatives and similar repositories for arithmetic
Users that are interested in arithmetic are comparing it to the libraries listed below
Sorting:
- chipyard in mill :P☆77Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- ☆82Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated this week
- Advanced Architecture Labs with CVA6☆76Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆89Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- A dynamic verification library for Chisel.☆160Updated last year
- Pick your favorite language to verify your chip.☆77Updated last week
- ☆20Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated 2 months ago
- ☆22Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Updated 2 months ago
- An open-source UCIe implementation☆82Updated last week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 2 weeks ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Open-source non-blocking L2 cache☆52Updated this week
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Updated last year
- ☆22Updated 5 years ago
- ☆52Updated last year
- ☆58Updated 6 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Chisel Learning Journey☆111Updated 2 years ago