sequencer / arithmeticLinks
☆33Updated 4 months ago
Alternatives and similar repositories for arithmetic
Users that are interested in arithmetic are comparing it to the libraries listed below
Sorting:
- chipyard in mill :P☆78Updated last year
- ☆81Updated last year
- Advanced Architecture Labs with CVA6☆65Updated last year
- ☆22Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- ☆22Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆81Updated last year
- A Hardware Construct Language☆43Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆44Updated 6 months ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- ☆40Updated last month
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- The 'missing header' for Chisel☆20Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated last week