sequencer / arithmeticLinks
☆33Updated 7 months ago
Alternatives and similar repositories for arithmetic
Users that are interested in arithmetic are comparing it to the libraries listed below
Sorting:
- chipyard in mill :P☆77Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆80Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- Advanced Architecture Labs with CVA6☆68Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆23Updated last week
- A prototype GUI for chisel-development☆51Updated 5 years ago
- ☆22Updated 2 years ago
- Pick your favorite language to verify your chip.☆70Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Pure digital components of a UCIe controller☆73Updated 2 weeks ago
- Open source high performance IEEE-754 floating unit☆85Updated last year
- Open-source high-performance non-blocking cache☆90Updated last month
- The 'missing header' for Chisel☆21Updated 7 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- ☆80Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ☆67Updated 8 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆56Updated 6 years ago
- ☆17Updated 3 years ago