☆37Mar 20, 2025Updated last year
Alternatives and similar repositories for arithmetic
Users that are interested in arithmetic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- ☆12May 20, 2021Updated 5 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆14Aug 31, 2025Updated last year
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆20Mar 3, 2026Updated 6 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- CPU micro benchmarks☆85Aug 14, 2026Updated last month
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 9 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Equivalence checking with Yosys☆63Updated this week
- ☆15Jul 28, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- ☆323Jul 22, 2026Updated last month
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Check your Claude/Codex/Gemini, and learn how much money you save☆21Sep 4, 2026Updated 2 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- ☆83Oct 29, 2024Updated last year
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- My Neovim & TMUX & Terminal setup on Ubuntu 22.04 LTS for C/C++/Verilog/System Verilog Development☆17Feb 13, 2024Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆26Jan 13, 2021Updated 5 years ago
- An out-of-order processor that supports multiple instruction sets.☆23Aug 23, 2022Updated 4 years ago
- ☆43Oct 12, 2025Updated 11 months ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 7 months ago