☆33Mar 20, 2025Updated last year
Alternatives and similar repositories for arithmetic
Users that are interested in arithmetic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 2 months ago
- ☆12May 20, 2021Updated 4 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- ☆18Jul 12, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆14Aug 31, 2025Updated 7 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆20Mar 3, 2026Updated last month
- ☆11Dec 23, 2025Updated 3 months ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆72Nov 7, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 4 months ago
- Chisel/Firrtl execution engine☆156Aug 21, 2024Updated last year
- Equivalence checking with Yosys☆59Mar 31, 2026Updated last week
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆32Feb 10, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆313Updated this week
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- ☆81Oct 29, 2024Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- An out-of-order processor that supports multiple instruction sets.☆22Aug 23, 2022Updated 3 years ago
- (System)Verilog to Chisel translator☆117May 20, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Open source high performance IEEE-754 floating unit☆91Feb 26, 2024Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆24Jan 13, 2021Updated 5 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆229Nov 7, 2025Updated 5 months ago