sequencer / arithmeticLinks
☆33Updated 7 months ago
Alternatives and similar repositories for arithmetic
Users that are interested in arithmetic are comparing it to the libraries listed below
Sorting:
- chipyard in mill :P☆77Updated last year
- ☆81Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆36Updated this week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- Advanced Architecture Labs with CVA6☆70Updated last year
- Pure digital components of a UCIe controller☆75Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆27Updated last week
- A prototype GUI for chisel-development☆51Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- A Hardware Construct Language☆44Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- ☆22Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- ☆48Updated 9 months ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆71Updated last year
- ☆41Updated 5 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ☆20Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- A dynamic verification library for Chisel.☆157Updated last year