☆33Mar 20, 2025Updated 11 months ago
Alternatives and similar repositories for arithmetic
Users that are interested in arithmetic are comparing it to the libraries listed below
Sorting:
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- ☆12May 20, 2021Updated 4 years ago
- ☆14Aug 31, 2025Updated 5 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆20Updated this week
- ☆19Jul 12, 2024Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Equivalence checking with Yosys☆58Updated this week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 3 weeks ago
- ☆10Jan 25, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- A Single-path Delay Feedback FFT Generator☆13Mar 20, 2024Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- ☆87Jan 30, 2026Updated 3 weeks ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- 基于FPGA的CNN图像分类系统☆15Nov 27, 2021Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- My Neovim & TMUX & Terminal setup on Ubuntu 22.04 LTS for C/C++/Verilog/System Verilog Development☆16Feb 13, 2024Updated 2 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 3 years ago
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 2 weeks ago