RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
☆17Feb 17, 2026Updated last month
Alternatives and similar repositories for vicuna2_core
Users that are interested in vicuna2_core are comparing it to the libraries listed below
Sorting:
- ☆10Dec 15, 2023Updated 2 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- Extendable Translating Instruction Set Simulator☆40Jan 21, 2026Updated 2 months ago
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated last month
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆16Dec 3, 2025Updated 3 months ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Automatic Software-based Protection and Integrity Suite☆20Mar 2, 2026Updated 2 weeks ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- RiVEC Bencmark Suite☆128Nov 27, 2024Updated last year
- This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…☆30Sep 22, 2021Updated 4 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆24Mar 1, 2026Updated 3 weeks ago
- ☆14Feb 13, 2022Updated 4 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Mar 11, 2026Updated last week
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- 👨💻 Hack the Truck! 🚚☆13Nov 8, 2022Updated 3 years ago
- Webhook puppet module for executing r10k when git repository is pushed.☆12Apr 13, 2015Updated 10 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- Java pseudo-random number generation code with minimal dependencies.☆14Feb 23, 2026Updated 3 weeks ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆33Mar 13, 2026Updated last week
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Mar 15, 2026Updated last week
- Code for "An Introduction to Tensor Tiling in MLIR" tutorial given at EuroLLVM 2025☆22Jun 5, 2025Updated 9 months ago
- A framework for writing window managers in familiar HTML, JS, and CSS.☆42Nov 29, 2025Updated 3 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆25Aug 25, 2025Updated 6 months ago
- ☆21Mar 18, 2022Updated 4 years ago
- 在线批量下载 B 站评论区表情包、直播间表情包和收藏集，提供网页版和移动端页面☆42Oct 11, 2025Updated 5 months ago
- Fly your planes to victory as you re-create the aerial battles of the First World War!☆12Oct 24, 2025Updated 4 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Library to use the Waveshare 2.7" e-paper HAT for Raspberry Pi☆11Nov 4, 2019Updated 6 years ago
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Bare metal on Digilent Zybo Z7-10 using standard Linux open source utilities☆16Updated this week
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago