vproc / vicuna2_coreLinks
RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
☆16Updated this week
Alternatives and similar repositories for vicuna2_core
Users that are interested in vicuna2_core are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- ☆90Updated last month
- ☆36Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- matrix-coprocessor for RISC-V☆29Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 3 weeks ago
- RV64GC Linux Capable RISC-V Core☆52Updated 3 months ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Updated 7 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 3 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 4 years ago
- ☆33Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆19Updated 9 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 2 weeks ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆117Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- ☆63Updated 9 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago