RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
☆16Feb 17, 2026Updated last week
Alternatives and similar repositories for vicuna2_core
Users that are interested in vicuna2_core are comparing it to the libraries listed below
Sorting:
- ☆10Dec 15, 2023Updated 2 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated last month
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Feb 2, 2026Updated last month
- ☆21Mar 18, 2022Updated 3 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆144Jan 27, 2026Updated last month
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Updated this week
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- RV64GC Linux Capable RISC-V Core☆53Oct 20, 2025Updated 4 months ago
- This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…☆30Sep 22, 2021Updated 4 years ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆41Aug 25, 2025Updated 6 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆39Sep 3, 2024Updated last year
- ☆38Updated this week
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆23Nov 11, 2025Updated 3 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- A collection of (public) notes on assorted topics☆78Aug 22, 2025Updated 6 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 21, 2026Updated last week
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago