vproc / vicuna2_coreLinks
RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
☆13Updated last month
Alternatives and similar repositories for vicuna2_core
Users that are interested in vicuna2_core are comparing it to the libraries listed below
Sorting:
- ☆90Updated 2 weeks ago
- matrix-coprocessor for RISC-V☆28Updated 3 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated 2 weeks ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆36Updated this week
- ☆61Updated 8 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆19Updated 8 months ago
- RV64GC Linux Capable RISC-V Core☆51Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- A Heterogeneous GPU Platform for Chipyard SoC☆41Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 7 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated this week
- A Rocket-based RISC-V superscalar in-order core☆36Updated 3 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆126Updated 3 months ago
- ☆16Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- RISC-V Matrix Specification☆24Updated last year
- Pulp virtual platform☆24Updated 5 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆31Updated this week
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆22Updated 3 weeks ago
- Algorithmic C Machine Learning Library☆26Updated this week