☆11Mar 4, 2025Updated last year
Alternatives and similar repositories for IC-Contest-Cell-Based
Users that are interested in IC-Contest-Cell-Based are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IC-contest 2012~2024☆26Apr 30, 2024Updated 2 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- ☆16May 30, 2021Updated 5 years ago
- IC Contest☆47Mar 28, 2023Updated 3 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆36Oct 6, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆41Jun 13, 2026Updated 3 months ago
- 題目練習☆13Sep 29, 2022Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- ☆79Jul 7, 2026Updated 3 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆158Jul 22, 2025Updated last year
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- ☆22Jan 21, 2025Updated last year
- ☆18May 27, 2024Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆78Jul 31, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SynthPilot官方教程文档☆35Apr 8, 2026Updated 6 months ago
- Student project for using audio on the DE2-115 FPGA development board.☆28Apr 28, 2018Updated 8 years ago
- some interesting demos for starters☆103Jul 25, 2026Updated 2 months ago
- ☆26Sep 30, 2025Updated last year
- ☆128Jul 22, 2020Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆159Mar 19, 2018Updated 8 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆53Oct 6, 2024Updated 2 years ago
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆33Jul 5, 2020Updated 6 years ago
- Generator of verilog description for FPGA MobileNet implementation☆191Jun 23, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆59Sep 5, 2023Updated 3 years ago
- ☆46Apr 6, 2023Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆201Apr 10, 2023Updated 3 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆213Apr 2, 2023Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆216Aug 23, 2023Updated 3 years ago
- ☆66Dec 3, 2021Updated 4 years ago
- 交通大學iclab 2023 fall☆53Oct 18, 2024Updated last year
- ☆111Nov 30, 2023Updated 2 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理☆156Apr 30, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Pytorch implementation of MoveNet from Google. Include training code and pre-trained model.☆420Jan 21, 2025Updated last year
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆180Sep 9, 2024Updated 2 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆593Jun 18, 2018Updated 8 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆212Jun 25, 2020Updated 6 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆759Updated this week
- Research and Materials on Hardware implementation of Transformer Model☆313Updated this week
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆212Jul 30, 2026Updated 2 months ago