BoooC / IC-Contest-Cell-BasedLinks
☆10Updated 11 months ago
Alternatives and similar repositories for IC-Contest-Cell-Based
Users that are interested in IC-Contest-Cell-Based are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆242Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆74Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- ☆124Updated 5 years ago
- verilog实现systolic array及配套IO☆11Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- IC implementation of Systolic Array for TPU☆330Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆40Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆197Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆180Updated last year
- IC Contest☆42Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆43Updated 2 years ago
- ☆14Updated 4 years ago
- Implementation of CNN using Verilog☆241Updated 8 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆133Updated 6 months ago
- ☆20Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- ☆10Updated 2 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆228Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆221Updated 3 months ago
- IC-contest 2012~2024☆22Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆156Updated 8 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Updated 3 years ago
- ☆47Updated 5 years ago