mayshin10 / CNN-AcceleratorLinks
Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.
☆21Updated 4 years ago
Alternatives and similar repositories for CNN-Accelerator
Users that are interested in CNN-Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- ☆43Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- ☆113Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- This project is to design yolo AI accelerator in verilog HDL.☆20Updated 10 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- ☆15Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- ☆65Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago