mayshin10 / CNN-Accelerator
Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.
☆20Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for CNN-Accelerator
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- ☆93Updated 4 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- ☆60Updated 5 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆13Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆26Updated 5 years ago
- ☆13Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago