mayshin10 / CNN-AcceleratorLinks
Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.
☆20Updated 4 years ago
Alternatives and similar repositories for CNN-Accelerator
Users that are interested in CNN-Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- ☆113Updated 5 years ago
- ☆43Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- ☆10Updated 3 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- ☆65Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆191Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- ☆34Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago