mayshin10 / CNN-AcceleratorLinks
Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.
☆21Updated 4 years ago
Alternatives and similar repositories for CNN-Accelerator
Users that are interested in CNN-Accelerator are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆112Updated 4 years ago
- ☆39Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year