Zhu-Zixuan / Bitlet-PEView external linksLinks
A bit-level sparsity-awared multiply-accumulate process element.
☆18Jul 9, 2024Updated last year
Alternatives and similar repositories for Bitlet-PE
Users that are interested in Bitlet-PE are comparing it to the libraries listed below
Sorting:
- ☆30Oct 21, 2025Updated 3 months ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 4 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ☆140Jul 19, 2025Updated 6 months ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆15Nov 11, 2024Updated last year
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- ☆113Nov 17, 2023Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- bitfusion verilog implementation☆12Feb 21, 2022Updated 3 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆16Nov 6, 2025Updated 3 months ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆18Feb 17, 2022Updated 3 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Nov 8, 2021Updated 4 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Aug 9, 2025Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆75Updated this week
- Python implementation of the Fully Homomorphic Encryption Scheme TFHE☆16Jun 19, 2023Updated 2 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆17Mar 19, 2025Updated 10 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated last year
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- An energy simulation framework for BPTT-based SNN inference and training.☆17Sep 6, 2023Updated 2 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- ☆18Jan 2, 2026Updated last month
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆29Nov 22, 2024Updated last year
- ☆25Feb 20, 2024Updated last year
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Jan 12, 2021Updated 5 years ago
- ☆20May 14, 2025Updated 9 months ago
- This repo contains the code for studying the interplay between quantization and sparsity methods☆26Feb 26, 2025Updated 11 months ago
- An automated HDC platform☆11Jan 29, 2026Updated 2 weeks ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year