djtfoo / lenet5-verilog
A Verilog design of LeNet-5, a Convolutional Neural Network architecture
☆21Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for lenet5-verilog
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- ☆93Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- ☆60Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- IC implementation of Systolic Array for TPU☆152Updated last month
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- ☆19Updated 10 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- AXI总线连接器☆91Updated 4 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆34Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- ☆26Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆16Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago