djtfoo / lenet5-verilog
A Verilog design of LeNet-5, a Convolutional Neural Network architecture
☆26Updated 4 years ago
Alternatives and similar repositories for lenet5-verilog:
Users that are interested in lenet5-verilog are comparing it to the libraries listed below
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- ☆103Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆144Updated 5 years ago
- An LeNet RTL implement onto FPGA☆41Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆48Updated 2 weeks ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆88Updated 3 years ago
- ☆63Updated 6 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆47Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆29Updated last year
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆90Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆11Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- FPGA/AES/LeNet/VGG16☆95Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆28Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆25Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- IC Verification & SV Demo☆52Updated 3 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago