djtfoo / lenet5-verilog
A Verilog design of LeNet-5, a Convolutional Neural Network architecture
☆21Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for lenet5-verilog
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- ☆93Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆31Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆125Updated 4 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- ☆60Updated 5 years ago
- IC implementation of Systolic Array for TPU☆148Updated 2 weeks ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- ☆19Updated 10 months ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆116Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆165Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆16Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year