djtfoo / lenet5-verilogLinks
A Verilog design of LeNet-5, a Convolutional Neural Network architecture
☆34Updated 4 years ago
Alternatives and similar repositories for lenet5-verilog
Users that are interested in lenet5-verilog are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- 3×3 脉动阵列乘法器☆45Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆39Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- ☆112Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- Convolutional Neural Network RTL-level Design☆58Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆65Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆16Updated last year
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- AXI总线连接器☆99Updated 5 years ago