djtfoo / lenet5-verilogLinks
A Verilog design of LeNet-5, a Convolutional Neural Network architecture
☆34Updated 5 years ago
Alternatives and similar repositories for lenet5-verilog
Users that are interested in lenet5-verilog are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆39Updated 3 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆33Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- ☆44Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆142Updated 6 months ago
- ☆121Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆120Updated 4 months ago
- Convolutional Neural Network Using High Level Synthesis