djtfoo / lenet5-verilog
A Verilog design of LeNet-5, a Convolutional Neural Network architecture
☆27Updated 4 years ago
Alternatives and similar repositories for lenet5-verilog:
Users that are interested in lenet5-verilog are comparing it to the libraries listed below
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- ☆104Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆48Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆185Updated last year
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆28Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago
- ☆19Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆14Updated 10 months ago
- ☆63Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆144Updated 9 months ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- ☆15Updated last year