A Verilog design of LeNet-5, a Convolutional Neural Network architecture
☆36Jun 30, 2020Updated 6 years ago
Alternatives and similar repositories for lenet5-verilog
Users that are interested in lenet5-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 8 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- ☆11Mar 4, 2025Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆50Jan 4, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆45Sep 26, 2023Updated 2 years ago
- ☆128Jul 22, 2020Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆262Dec 29, 2018Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆79Jul 31, 2018Updated 7 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆36Oct 6, 2022Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆18Aug 3, 2021Updated 4 years ago
- System Verilog code describing a fully combinational binarized neural network.☆36Jul 6, 2018Updated 8 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Implementation of CNN using Verilog☆249Oct 13, 2017Updated 8 years ago
- Initial toolchain for FeNN FPGA SNN accelerator☆16Updated this week
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- use Zybo z7-20☆17May 21, 2025Updated last year
- Codes for Complex-Valued Spectrum Estimation Network and Applications in Super-Resolution HRRPs Analysis with Wideband Radars☆12Dec 10, 2021Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆152Jul 22, 2025Updated 11 months ago
- Generator of verilog description for FPGA MobileNet implementation☆188Jun 23, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆198Apr 10, 2023Updated 3 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- A Simple Flask App to interact with your Machine Translation Model☆13Feb 26, 2020Updated 6 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆590Jun 18, 2018Updated 8 years ago
- 2024年ti电子设计大赛h题，全部完赛代码，使用M0G3507主控☆15Jul 6, 2025Updated last year
- ☆73Dec 12, 2018Updated 7 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 8 years ago
- Fully Hardware-Based Stochastic Neural Network☆23Jan 23, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- 本项目使用 STM32F103C8T6 微控制器实现 2024 年电子设计竞赛 H 题的解决方案。项目代码和相关资源已开源，供大家学习和参考☆17Jun 20, 2025Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆50Oct 21, 2016Updated 9 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Auto tagging of stack overflow questions. Used dataset: https://www.kaggle.com/stackoverflow/stacksample☆11May 25, 2020Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago