djtfoo / lenet5-verilogLinks
A Verilog design of LeNet-5, a Convolutional Neural Network architecture
☆34Updated 5 years ago
Alternatives and similar repositories for lenet5-verilog
Users that are interested in lenet5-verilog are comparing it to the libraries listed below
Sorting:
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- ☆113Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- ☆43Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆21Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- Implementation of CNN using Verilog☆222Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago