ac-optimus / Convolution-using-systolic-arraysLinks
☆69Updated 6 years ago
Alternatives and similar repositories for Convolution-using-systolic-arrays
Users that are interested in Convolution-using-systolic-arrays are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆135Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- A systolic array matrix multiplier☆26Updated 6 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- ☆37Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- ☆120Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆65Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆92Updated last week
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆134Updated 5 months ago