hazooree / LeNet-CNN-Accelerator-Hardware-for-FPGALinks
An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017
☆19Updated 6 years ago
Alternatives and similar repositories for LeNet-CNN-Accelerator-Hardware-for-FPGA
Users that are interested in LeNet-CNN-Accelerator-Hardware-for-FPGA are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆23Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆14Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- ☆120Updated 5 years ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器,本设计基于KV260板卡,MpSoC架构均可移植☆14Updated 10 months ago
- ☆14Updated 2 years ago
- ☆17Updated 5 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- a Computing In Memory emULATOR framework☆14Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆34Updated last year
- A systolic array matrix multiplier☆26Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆70Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆30Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆52Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆44Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year