hazooree / LeNet-CNN-Accelerator-Hardware-for-FPGALinks
An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017
☆18Updated 6 years ago
Alternatives and similar repositories for LeNet-CNN-Accelerator-Hardware-for-FPGA
Users that are interested in LeNet-CNN-Accelerator-Hardware-for-FPGA are comparing it to the libraries listed below
Sorting:
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- a Computing In Memory emULATOR framework☆13Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- ☆113Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器,本设计基于KV260板卡,MpSoC架构均可移植☆13Updated 8 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆21Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- C++ code for HLS FPGA implementation of transformer☆17Updated 11 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- ☆28Updated 4 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆126Updated 6 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- This project is to design yolo AI accelerator in verilog HDL.☆22Updated 10 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago