jasonlin316 / Systolic-Array-for-Smith-Waterman
This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times faster than a software running the same algorithm.
☆21Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Systolic-Array-for-Smith-Waterman
- eyeriss-chisel3☆39Updated 2 years ago
- A systolic array matrix multiplier☆23Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- ☆22Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago
- ☆70Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- ☆3Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- ☆12Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆60Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- ☆10Updated 5 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- ☆30Updated 2 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆25Updated 6 years ago