gyd111 / NAND-Flash-controllerLinks
MT29F128G based NAND flash controller
☆9Updated 3 years ago
Alternatives and similar repositories for NAND-Flash-controller
Users that are interested in NAND-Flash-controller are comparing it to the libraries listed below
Sorting:
- ☆17Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- ☆20Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- ☆16Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆25Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- ☆28Updated 4 years ago
- Generic AXI master stub☆19Updated 10 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 9 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆21Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago