debtanu09 / systolic_array_matrix_multiplierLinks
This is a verilog implementation of 4x4 systolic array multiplier
☆54Updated 4 years ago
Alternatives and similar repositories for systolic_array_matrix_multiplier
Users that are interested in systolic_array_matrix_multiplier are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- ☆65Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆33Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- IC implementation of TPU☆125Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆55Updated 9 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- ☆111Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago