debtanu09 / systolic_array_matrix_multiplierLinks
This is a verilog implementation of 4x4 systolic array multiplier
☆72Updated 5 years ago
Alternatives and similar repositories for systolic_array_matrix_multiplier
Users that are interested in systolic_array_matrix_multiplier are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆144Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆78Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated last week
- Verilog implementation of Softmax function☆77Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- A verilog implementation for Network-on-Chip☆79Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- ☆40Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆98Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆160Updated 10 months ago
- Hardware accelerator for convolutional neural networks☆62Updated 3 years ago
- ☆72Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆126Updated 5 months ago
- ☆124Updated 5 years ago
- IC implementation of Systolic Array for TPU☆319Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆54Updated 8 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆28Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆203Updated 4 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆240Updated 2 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆69Updated last year