debtanu09 / systolic_array_matrix_multiplierLinks
This is a verilog implementation of 4x4 systolic array multiplier
☆63Updated 4 years ago
Alternatives and similar repositories for systolic_array_matrix_multiplier
Users that are interested in systolic_array_matrix_multiplier are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆135Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- ☆70Updated 6 years ago
- ☆37Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- AMD University Program HLS tutorial☆116Updated 11 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 5 years ago
- ☆120Updated 5 years ago
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆205Updated 6 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆64Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆24Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆43Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago