debtanu09 / systolic_array_matrix_multiplierLinks
This is a verilog implementation of 4x4 systolic array multiplier
☆58Updated 4 years ago
Alternatives and similar repositories for systolic_array_matrix_multiplier
Users that are interested in systolic_array_matrix_multiplier are comparing it to the libraries listed below
Sorting:
- IC implementation of TPU☆128Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆34Updated 6 years ago
- ☆65Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆113Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- AMD University Program HLS tutorial☆99Updated 9 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago