hngenc / systolic-arrayLinks
A DSL for Systolic Arrays
☆79Updated 6 years ago
Alternatives and similar repositories for systolic-array
Users that are interested in systolic-array are comparing it to the libraries listed below
Sorting:
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- ☆71Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆53Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆44Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- ☆86Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- ☆35Updated 4 years ago
- ☆41Updated 4 months ago
- ☆91Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆59Updated last week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week