diwu1990 / uSystolic-SimLinks
A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
☆81Updated 3 years ago
Alternatives and similar repositories for uSystolic-Sim
Users that are interested in uSystolic-Sim are comparing it to the libraries listed below
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆61Updated 3 months ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- ☆72Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆41Updated last year
- ☆48Updated 2 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 10 months ago
- ☆17Updated 5 months ago
- ☆32Updated 11 months ago
- ☆60Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆13Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆72Updated 6 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆54Updated 2 months ago
- ☆48Updated 4 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆19Updated 7 months ago