Parimala6 / Floating-point-MAC-verilogLinks
32 - bit floating point Multiplier Accumulator Unit (MAC)
☆31Updated 4 years ago
Alternatives and similar repositories for Floating-point-MAC-verilog
Users that are interested in Floating-point-MAC-verilog are comparing it to the libraries listed below
Sorting:
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆70Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- ☆37Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- IC implementation of TPU☆135Updated 5 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆43Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆120Updated 5 years ago
- ☆42Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- ☆64Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago