32 - bit floating point Multiplier Accumulator Unit (MAC)
☆35Jan 12, 2021Updated 5 years ago
Alternatives and similar repositories for Floating-point-MAC-verilog
Users that are interested in Floating-point-MAC-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆102Apr 30, 2019Updated 7 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆49May 4, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- This project proposes a distributed communication protocol called MPIQ (Classical-Quantum Message Passing Interface) for the "classical +…☆15Apr 2, 2026Updated 3 months ago
- ☆73Dec 12, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- IC implementation of Systolic Array for TPU☆367Oct 21, 2024Updated last year
- ☆29Apr 15, 2025Updated last year
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- ☆18Jun 29, 2026Updated 3 weeks ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e☆29Jun 8, 2018Updated 8 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆123Jan 26, 2013Updated 13 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆17Jul 28, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆25Dec 29, 2024Updated last year
- syn script for DC Compiler☆14May 15, 2022Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 7 years ago
- [HPCA 2026 Best Paper Candidate] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language …☆59Feb 8, 2026Updated 5 months ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 3 years ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago