Parimala6 / Floating-point-MAC-verilogLinks
32 - bit floating point Multiplier Accumulator Unit (MAC)
☆31Updated 4 years ago
Alternatives and similar repositories for Floating-point-MAC-verilog
Users that are interested in Floating-point-MAC-verilog are comparing it to the libraries listed below
Sorting:
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- ☆34Updated 6 years ago
- ☆65Updated 6 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- ☆113Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- ☆43Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆60Updated 2 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- ☆14Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago