32 - bit floating point Multiplier Accumulator Unit (MAC)
☆37Jan 12, 2021Updated 5 years ago
Alternatives and similar repositories for Floating-point-MAC-verilog
Users that are interested in Floating-point-MAC-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 7 months ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆104Apr 30, 2019Updated 7 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆50May 4, 2020Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- This project proposes a distributed communication protocol called MPIQ (Classical-Quantum Message Passing Interface) for the "classical +…☆16Apr 2, 2026Updated 7 months ago
- Design and implementation of a pipelined Bfloat16 Floating Point Arithmetic Unit using VHDL. This unit can perform addition, subtraction,…☆10Oct 14, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆84Aug 3, 2023Updated 3 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- IC implementation of Systolic Array for TPU☆382Oct 21, 2024Updated 2 years ago
- Lattice iCE40 Primitive IP☆11Aug 16, 2026Updated 2 months ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- ☆29Apr 15, 2025Updated last year
- Convert single precision float to bfloat16 (Brain Floating Point) floating-point format☆14Oct 24, 2019Updated 7 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e☆29Jun 8, 2018Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆125Jan 26, 2013Updated 13 years ago
- ☆19Oct 5, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An UVM example of UART☆21Aug 31, 2020Updated 6 years ago
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- syn script for DC Compiler☆15May 15, 2022Updated 4 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- 基于mmpi-2，采用中国常模，附编码型详细解释和剖面图☆18Nov 9, 2025Updated 11 months ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 7 years ago