Parimala6 / Floating-point-MAC-verilogLinks
32 - bit floating point Multiplier Accumulator Unit (MAC)
☆30Updated 4 years ago
Alternatives and similar repositories for Floating-point-MAC-verilog
Users that are interested in Floating-point-MAC-verilog are comparing it to the libraries listed below
Sorting:
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆34Updated 6 years ago
- ☆65Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- ☆59Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- ☆113Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆166Updated last month
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- ☆66Updated 3 years ago
- ☆14Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago