Parimala6 / Floating-point-MAC-verilog
32 - bit floating point Multiplier Accumulator Unit (MAC)
☆30Updated 4 years ago
Alternatives and similar repositories for Floating-point-MAC-verilog:
Users that are interested in Floating-point-MAC-verilog are comparing it to the libraries listed below
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- ☆31Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- ☆63Updated 6 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- ☆14Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- ☆107Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- ☆16Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆39Updated 4 years ago
- ☆10Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year