Parimala6 / Floating-point-MAC-verilogLinks
32 - bit floating point Multiplier Accumulator Unit (MAC)
☆31Updated 4 years ago
Alternatives and similar repositories for Floating-point-MAC-verilog
Users that are interested in Floating-point-MAC-verilog are comparing it to the libraries listed below
Sorting:
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆36Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- ☆68Updated 6 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆42Updated 5 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- IC implementation of TPU☆132Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- ☆42Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- AI Chip project☆32Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- ☆64Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆119Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago