MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement
☆13Nov 4, 2022Updated 3 years ago
Alternatives and similar repositories for Processor-and-Accelerator
Users that are interested in Processor-and-Accelerator are comparing it to the libraries listed below
Sorting:
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 10, 2026Updated 2 weeks ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Updated this week
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 6 months ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆23Dec 29, 2023Updated 2 years ago
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- An automated HDC platform☆11Updated this week
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Dec 22, 2023Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆43Sep 26, 2023Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- 使用unet模型结构在Tusimple数据集上训练得到预测车道线的效果。☆10Dec 27, 2021Updated 4 years ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 5 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- PyBitmessage API frontend for Android using QT5 and python 3☆12Oct 3, 2018Updated 7 years ago
- Parametric GPIO Peripheral☆12Jan 30, 2025Updated last year
- ☆10Apr 8, 2021Updated 4 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- ☆10Apr 21, 2025Updated 10 months ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing☆14Mar 28, 2023Updated 2 years ago