MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement
☆16Nov 4, 2022Updated 3 years ago
Alternatives and similar repositories for Processor-and-Accelerator
Users that are interested in Processor-and-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- ☆11Oct 10, 2019Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆19Feb 25, 2021Updated 5 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 3 weeks ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Hardware and software implementation of Sparsely-active SNNs☆25Mar 6, 2026Updated 5 months ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆26Dec 29, 2023Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆23Apr 15, 2021Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 3 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 6 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆19Nov 9, 2023Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆19Aug 3, 2021Updated 5 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 13 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆31Nov 5, 2021Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated last week
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- 基于深度学习的MIMI信号检测网络☆14Mar 30, 2019Updated 7 years ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jul 20, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 10 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 5 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆40Jun 14, 2019Updated 7 years ago