AIC2021 / AIC2021_TPU_Template
Template for project1 TPU
☆12Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for AIC2021_TPU_Template
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- ☆22Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 10 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆21Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- ☆10Updated 4 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- ☆26Updated 5 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- ☆25Updated 4 years ago
- ☆33Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- A systolic array matrix multiplier☆23Updated 5 years ago
- A scalable Eyeriss model in SystemC.☆23Updated last year
- HLS for Networks-on-Chip☆30Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆28Updated last month
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- ☆17Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year