AIC2021 / AIC2021_TPU_TemplateLinks
Template for project1 TPU
☆18Updated 4 years ago
Alternatives and similar repositories for AIC2021_TPU_Template
Users that are interested in AIC2021_TPU_Template are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆33Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆17Updated 9 months ago
- ☆27Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- ☆16Updated 3 weeks ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- ☆28Updated last week
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆21Updated 6 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆65Updated 6 years ago
- ☆10Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 5 years ago