AIC2021 / AIC2021_TPU_TemplateLinks
Template for project1 TPU
☆19Updated 4 years ago
Alternatives and similar repositories for AIC2021_TPU_Template
Users that are interested in AIC2021_TPU_Template are comparing it to the libraries listed below
Sorting:
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆27Updated 5 years ago
- A scalable Eyeriss model in SystemC.☆29Updated 2 years ago
- ☆36Updated 6 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- ☆34Updated 4 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆31Updated last year
- ☆17Updated 4 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆23Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆37Updated 6 months ago
- ☆68Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- course design☆22Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆42Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆29Updated 5 years ago
- ☆49Updated 5 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago