Template for project1 TPU
☆23May 1, 2021Updated 5 years ago
Alternatives and similar repositories for AIC2021_TPU_Template
Users that are interested in AIC2021_TPU_Template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AI Chip project☆35Jul 14, 2021Updated 5 years ago
- ☆58Jan 14, 2021Updated 5 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- IC implementation of TPU☆162Dec 18, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- ☆35Apr 20, 2021Updated 5 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Updated this week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Oct 30, 2026Updated last week
- ☆10Dec 15, 2023Updated 2 years ago
- IC implementation of Systolic Array for TPU☆385Oct 21, 2024Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- ☆13Sep 17, 2023Updated 3 years ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- ☆13Jun 22, 2023Updated 3 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- ☆10Oct 8, 2021Updated 5 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Reimplementation of paper EIE by Stanford Song Han☆10Mar 18, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- ☆15Apr 24, 2023Updated 3 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 7 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- ☆29Jan 16, 2026Updated 9 months ago
- Verilog program☆16Jul 27, 2020Updated 6 years ago