antonpaquin / SystolicArrayDemo
Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e
☆26Updated 6 years ago
Alternatives and similar repositories for SystolicArrayDemo:
Users that are interested in SystolicArrayDemo are comparing it to the libraries listed below
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆69Updated 4 years ago
- ☆56Updated 4 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- ☆71Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆27Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- CNN accelerator☆27Updated 7 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ☆34Updated 3 years ago
- ☆27Updated 5 years ago
- ☆33Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- ☆40Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆39Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Public release☆49Updated 5 years ago
- ☆33Updated 3 weeks ago
- ☆24Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last month