antonpaquin / SystolicArrayDemoLinks
Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e
☆29Updated 7 years ago
Alternatives and similar repositories for SystolicArrayDemo
Users that are interested in SystolicArrayDemo are comparing it to the libraries listed below
Sorting:
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆71Updated 5 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆72Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- ☆38Updated 8 months ago
- ☆64Updated 5 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- MAESTRO binary release☆22Updated 6 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆108Updated 8 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- MAERI public release☆31Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆71Updated 7 years ago
- Verilog implementation of Softmax function☆77Updated 3 years ago
- ☆40Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago