Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e
☆29Jun 8, 2018Updated 7 years ago
Alternatives and similar repositories for SystolicArrayDemo
Users that are interested in SystolicArrayDemo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 5 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- pytorch fixed point training tool/framework☆34Oct 14, 2020Updated 5 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆747Dec 6, 2017Updated 8 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 5 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10May 2, 2013Updated 12 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- ☆16Sep 29, 2021Updated 4 years ago
- Maltab code for extraction of Mel Frequency Cepstral Coefficients☆13Mar 18, 2016Updated 10 years ago
- ☆13Jan 28, 2026Updated 3 months ago
- ☆16Feb 5, 2026Updated 2 months ago
- The code for AIM2022 compressed image super-resolution☆11Nov 30, 2022Updated 3 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆30Feb 21, 2024Updated 2 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- 3×3脉动阵列乘法器☆51Sep 18, 2019Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- An automated HDC platform☆11Mar 16, 2026Updated last month
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Eyeriss chip simulator☆40Mar 6, 2020Updated 6 years ago
- ☆53Jan 14, 2021Updated 5 years ago
- IC implementation of TPU☆153Dec 18, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Unofficial pytorch implementation of Piecewise Linear Unit dynamic activation function☆18Feb 8, 2023Updated 3 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆174Jul 25, 2019Updated 6 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- Face recognition using Tensorflow☆11Nov 6, 2018Updated 7 years ago
- Speech Dereverberation using weighted prediction error☆11Dec 22, 2019Updated 6 years ago