Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e
☆29Jun 8, 2018Updated 7 years ago
Alternatives and similar repositories for SystolicArrayDemo
Users that are interested in SystolicArrayDemo are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 5 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- pytorch fixed point training tool/framework☆34Oct 14, 2020Updated 5 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆741Dec 6, 2017Updated 8 years ago
- ☆11Mar 15, 2023Updated 3 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- ☆10May 2, 2013Updated 12 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- ☆16Sep 29, 2021Updated 4 years ago
- ☆13Jan 28, 2026Updated last month
- ☆16Feb 5, 2026Updated last month
- The code for AIM2022 compressed image super-resolution☆11Nov 30, 2022Updated 3 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆29Feb 21, 2024Updated 2 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- 3×3脉动阵列乘法器☆51Sep 18, 2019Updated 6 years ago
- Face recognition with loss of softmax, sphereface, cosface, arcface in pytorch of python3☆10Apr 27, 2020Updated 5 years ago
- An automated HDC platform☆11Updated this week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- ☆52Jan 14, 2021Updated 5 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- IC implementation of TPU☆148Dec 18, 2019Updated 6 years ago
- Unofficial pytorch implementation of Piecewise Linear Unit dynamic activation function☆18Feb 8, 2023Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆173Jul 25, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- Read audio with FFmpeg into NumPy/PyTorch via ctypes (standard library module)☆11Aug 12, 2020Updated 5 years ago