antonpaquin / SystolicArrayDemoLinks
Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e
☆29Updated 7 years ago
Alternatives and similar repositories for SystolicArrayDemo
Users that are interested in SystolicArrayDemo are comparing it to the libraries listed below
Sorting:
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 10 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆64Updated 5 years ago
- ☆71Updated 5 years ago
- ☆72Updated 2 years ago
- ☆72Updated 7 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆39Updated 3 weeks ago
- ☆35Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆36Updated 4 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 7 months ago
- MAESTRO binary release☆22Updated 6 years ago
- ☆40Updated 6 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆111Updated 9 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago