antonpaquin / SystolicArrayDemo
Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e
☆25Updated 6 years ago
Related projects: ⓘ
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆67Updated 4 years ago
- ☆65Updated last year
- ☆31Updated 3 years ago
- A DSL for Systolic Arrays☆73Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- Eyeriss chip simulator☆31Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆25Updated last month
- MAESTRO binary release☆21Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- ☆23Updated 5 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆30Updated 2 years ago
- ☆53Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆31Updated 3 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- MAERI public release☆28Updated 3 years ago
- ☆27Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆38Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆22Updated 5 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆29Updated last year
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- ☆38Updated 4 years ago
- Approximate layers - TensorFlow extension☆25Updated 4 months ago