romulus0914 / CNN_VGG19_verilogLinks
Convolution Neural Network of vgg19 model in verilog
☆49Updated 7 years ago
Alternatives and similar repositories for CNN_VGG19_verilog
Users that are interested in CNN_VGG19_verilog are comparing it to the libraries listed below
Sorting:
- ☆65Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆47Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- ☆66Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- ☆113Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago