romulus0914 / CNN_VGG19_verilogLinks
Convolution Neural Network of vgg19 model in verilog
☆46Updated 7 years ago
Alternatives and similar repositories for CNN_VGG19_verilog
Users that are interested in CNN_VGG19_verilog are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆65Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆46Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆33Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago