romulus0914 / CNN_VGG19_verilog
Convolution Neural Network of vgg19 model in verilog
☆43Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for CNN_VGG19_verilog
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- ☆60Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- ☆43Updated 6 years ago
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆46Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- ☆93Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆86Updated 10 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆97Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- IC implementation of TPU☆86Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆16Updated 6 years ago