romulus0914 / CNN_VGG19_verilogLinks
Convolution Neural Network of vgg19 model in verilog
☆47Updated 7 years ago
Alternatives and similar repositories for CNN_VGG19_verilog
Users that are interested in CNN_VGG19_verilog are comparing it to the libraries listed below
Sorting:
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆65Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆46Updated 7 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆112Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago