(Verilog) A simple convolution layer implementation with systolic array structure
☆13May 9, 2022Updated 3 years ago
Alternatives and similar repositories for conv_systolic_array
Users that are interested in conv_systolic_array are comparing it to the libraries listed below
Sorting:
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 5 years ago
- 稀疏矩阵-向量乘的并行优化算法（OpenMP，AVX）☆11Jul 7, 2021Updated 4 years ago
- ☆53Aug 28, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆164May 10, 2025Updated 10 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆24May 20, 2019Updated 6 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- Heterogeneous Earliest Finish Time (or HEFT) is a heuristic to schedule a set of dependent tasks onto a network of heterogeneous workers …☆12Feb 3, 2014Updated 12 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Jun 29, 2020Updated 5 years ago
- RISC-V-based many-core neuromorphic architecture☆16Aug 3, 2025Updated 7 months ago
- A 3-layer SNN code for performing MNIST handwritten digit recognition using a supervised spike based learning rule☆16Nov 5, 2018Updated 7 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆15Jun 23, 2020Updated 5 years ago
- IC implementation of Systolic Array for TPU☆343Oct 21, 2024Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆34Oct 8, 2024Updated last year
- ☆25Apr 15, 2025Updated 11 months ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- Scraping repository of the most relevant topics with regards to Spatio-Temporal Neural Networks available in the arXiv archive. The repos…☆15Updated this week
- 3×3脉动阵列乘法器☆51Sep 18, 2019Updated 6 years ago
- I will share some useful or interesting papers about neuromorphic processor☆31Feb 6, 2025Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Jul 28, 2021Updated 4 years ago
- An automated HDC platform☆11Updated this week
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Sennheiser Sound Control Protocol Client Implementation for Python☆23Jan 2, 2024Updated 2 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Instance segmentation of center pivot irrigation system in Brazil using Landsat images and Convolutional Neural Network☆11May 27, 2024Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆12Sep 18, 2024Updated last year
- su su su supernova☆25Jan 9, 2025Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆94Mar 2, 2026Updated 2 weeks ago