Alternatives and similar repositories for conv_systolic_array:

Users that are interested in conv_systolic_array are comparing it to the libraries listed below

• hazooree / LeNet-CNN-Accelerator-Hardware-for-FPGA
  An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017
  ☆15Updated 5 years ago
• CASR-HKU / MSD-FCCM23
  Open-source of MSD framework
  ☆16Updated last year
• Spiritator / FPGA_LeNet5_ws_8x8
  FPGA implement of 8x8 weight stationary systolic array DNN accelerator
  ☆11Updated 4 years ago
• adamgallas / FireFly-v1
  [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…
  ☆18Updated last year
• CASR-HKU / DPACS
  ☆18Updated 2 years ago
• hguq / HG-PIPE
  FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
  ☆50Updated 3 months ago
• fffasttime / AnyPackingNet
  ☆26Updated 3 weeks ago
• puccinic / Transformer_dataflow
  C++ code for HLS FPGA implementation of transformer
  ☆16Updated 7 months ago
• arkhodamoradi / s2n2
  ☆17Updated 4 years ago
• RakeshUIUC / multihead_attn_accelerator
  Accelerate multihead attention transformer model using HLS for FPGA
  ☆11Updated last year
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆32Updated last year
• VincentWang1998 / ai_on_chip_project1
  tpu-systolic-array-weight-stationary
  ☆24Updated 3 years ago
• jha-lab / codebench
  [TECS'23] A project on the co-design of Accelerators and CNNs.
  ☆20Updated 2 years ago
• BoooC / CNN-Accelerator-Based-on-Eyeriss-v2
  A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
  ☆63Updated 2 months ago
• ryaanluke / DNN-Hardware-Accelerator
  SystemVerilog files for lab project on a DNN hardware accelerator
  ☆16Updated 3 years ago
• lsq314 / SpMM_TCAD
  ☆16Updated 7 months ago
• Zhu-Zixuan / Bitlet-PE
  A bit-level sparsity-awared multiply-accumulate process element.
  ☆14Updated 9 months ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• gl9544 / vit_transformer_fpga
  ☆14Updated last year
• booniebears / CoMN
  ☆16Updated 11 months ago
• xliu0709 / DACSDC2021
  ☆11Updated last year
• rgb000000 / eyeriss-chisel3
  eyeriss-chisel3
  ☆40Updated 2 years ago
• albertomarchisio / SwiftTron
  ☆43Updated 2 years ago
• CASR-HKU / AGNA-FCCM2023
  ☆12Updated last year
• adervay1 / CIMulator
  a Computing In Memory emULATOR framework
  ☆11Updated 11 months ago
• bol-edu / 2022-fall-ntu
  ☆32Updated 7 months ago
• oshears / SNN-FPGA-Implementation
  ☆17Updated 4 years ago
• arasi15 / CNN-Accelerator-Implementation-based-on-Eyerissv2
  ☆107Updated 4 years ago
• Linger0 / SRAM-Compute-In-Memory
  A collection of research papers on SRAM-based compute-in-memory architectures.
  ☆28Updated last year
• snagiri / CSE237D-PYNQ-SNN-Accelerator
  Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board
  ☆36Updated 5 years ago