(Verilog) A simple convolution layer implementation with systolic array structure
☆14May 9, 2022Updated 4 years ago
Alternatives and similar repositories for conv_systolic_array
Users that are interested in conv_systolic_array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- 稀疏矩阵-向量乘的并行优化算法（OpenMP，AVX）☆11Jul 7, 2021Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- Heterogeneous Earliest Finish Time (or HEFT) is a heuristic to schedule a set of dependent tasks onto a network of heterogeneous workers …☆12Feb 3, 2014Updated 12 years ago
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- ☆53Aug 28, 2024Updated 2 years ago
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆41Jun 29, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 3-layer SNN code for performing MNIST handwritten digit recognition using a supervised spike based learning rule☆17Nov 5, 2018Updated 7 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆29Feb 16, 2024Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆18Jun 23, 2020Updated 6 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 5 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆34Mar 7, 2024Updated 2 years ago
- ☆20Dec 30, 2025Updated 10 months ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆31Feb 21, 2024Updated 2 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆21Oct 18, 2026Updated last week
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆67Jul 28, 2021Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆31May 20, 2019Updated 7 years ago
- I will share some useful or interesting papers about neuromorphic processor☆32Feb 6, 2025Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆249Oct 16, 2025Updated last year
- ☆13Jan 6, 2024Updated 2 years ago
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- IC implementation of Systolic Array for TPU☆379Oct 21, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- ☆16Jul 1, 2026Updated 3 months ago
- Introductory course to Self Timed Circuits☆12Sep 20, 2025Updated last year
- Spiking Neural Network RTL Implementation☆72Jun 8, 2021Updated 5 years ago
- Spiking neural network hardware for 7-Series FPGAs☆36Aug 31, 2025Updated last year
- Collection of kernel accelerators optimised for LLM execution☆35Feb 26, 2026Updated 8 months ago