hyupupup / conv_systolic_arrayLinks
(Verilog) A simple convolution layer implementation with systolic array structure
☆13Updated 3 years ago
Alternatives and similar repositories for conv_systolic_array
Users that are interested in conv_systolic_array are comparing it to the libraries listed below
Sorting:
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆80Updated 6 months ago
- bitfusion verilog implementation☆10Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆20Updated last year
- C++ code for HLS FPGA implementation of transformer☆17Updated 10 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Collection of kernel accelerators optimised for LLM execution☆19Updated 4 months ago
- ☆15Updated last year
- ☆113Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆44Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 5 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- ☆28Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- ☆17Updated 10 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆18Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- a Computing In Memory emULATOR framework☆13Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- ☆18Updated last year