hyupupup / conv_systolic_array
(Verilog) A simple convolution layer implementation with systolic array structure
☆11Updated 2 years ago
Related projects: ⓘ
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- Open-source of MSD framework☆14Updated last year
- ☆83Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆92Updated 5 months ago
- C++ code for HLS FPGA implementation of transformer☆12Updated last week
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆17Updated 11 months ago
- ☆11Updated 5 months ago
- ☆12Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆121Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆15Updated 5 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆12Updated 5 years ago
- ☆58Updated 5 years ago
- ☆28Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆27Updated last month
- IC implementation of Systolic Array for TPU☆137Updated 6 months ago
- A co-design architecture on sparse attention☆41Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆103Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆15Updated 5 months ago
- A collection of tutorials for the fpgaConvNet framework.☆28Updated last month
- 关于移植模型至gemmini的文档☆12Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆9Updated 3 years ago
- tpu-systolic-array-weight-stationary☆17Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago
- eyeriss-chisel3☆35Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆69Updated 2 years ago
- 3×3脉动阵列乘法器☆33Updated 5 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago