(Verilog) A simple convolution layer implementation with systolic array structure
☆14May 9, 2022Updated 4 years ago
Alternatives and similar repositories for conv_systolic_array
Users that are interested in conv_systolic_array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- 稀疏矩阵-向量乘的并行优化算法（OpenMP，AVX）☆11Jul 7, 2021Updated 5 years ago
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 6 years ago
- Heterogeneous Earliest Finish Time (or HEFT) is a heuristic to schedule a set of dependent tasks onto a network of heterogeneous workers …☆12Feb 3, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆53Aug 28, 2024Updated 2 years ago
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆175May 10, 2025Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆20Jul 9, 2024Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆42Jun 29, 2020Updated 6 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 5 months ago
- A 3-layer SNN code for performing MNIST handwritten digit recognition using a supervised spike based learning rule☆17Nov 5, 2018Updated 7 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆27Feb 16, 2024Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆17Jun 23, 2020Updated 6 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 5 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 6 years ago
- IC implementation of Systolic Array for TPU☆370Oct 21, 2024Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆65Jul 28, 2021Updated 5 years ago
- I will share some useful or interesting papers about neuromorphic processor☆32Feb 6, 2025Updated last year
- ☆18Dec 30, 2025Updated 8 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆29May 20, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Collection of kernel accelerators optimised for LLM execution☆34Feb 26, 2026Updated 6 months ago
- Sennheiser Sound Control Protocol Client Implementation for Python☆23Jan 2, 2024Updated 2 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆13Jul 9, 2020Updated 6 years ago
- Distributed SDDMM Kernel☆13Jul 8, 2022Updated 4 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆39Nov 13, 2025Updated 9 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- ☆12Sep 18, 2024Updated last year
- Hardware accelerator for convolutional neural networks☆77Aug 9, 2022Updated 4 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- ☆86Oct 25, 2014Updated 11 years ago
- FocusFlow: Boosting Key-Points Optical Flow Estimation for Autonomous Driving☆11Jan 22, 2024Updated 2 years ago
- Project for Digital Image Processing Course. A constellation detection algorithm☆23Jan 29, 2021Updated 5 years ago