hyupupup / conv_systolic_arrayLinks
(Verilog) A simple convolution layer implementation with systolic array structure
☆13Updated 3 years ago
Alternatives and similar repositories for conv_systolic_array
Users that are interested in conv_systolic_array are comparing it to the libraries listed below
Sorting:
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- C++ code for HLS FPGA implementation of transformer☆17Updated 9 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆63Updated 5 months ago
- ☆17Updated last month
- ☆17Updated 9 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆19Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- ☆15Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated 3 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆33Updated 9 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- 基于FP16的二维脉动阵列电路设计☆11Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 11 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago