(Verilog) A simple convolution layer implementation with systolic array structure
☆13May 9, 2022Updated 3 years ago
Alternatives and similar repositories for conv_systolic_array
Users that are interested in conv_systolic_array are comparing it to the libraries listed below
Sorting:
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- C++ SystemC Implementation of a Systolic Array☆15May 15, 2020Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆22May 20, 2019Updated 6 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- ☆53Aug 28, 2024Updated last year
- An automated HDC platform☆11Updated this week
- This project is to design yolo AI accelerator in verilog HDL.☆33Oct 8, 2024Updated last year
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Dec 22, 2023Updated 2 years ago
- I will share some useful or interesting papers about neuromorphic processor☆28Feb 6, 2025Updated last year
- ☆73Dec 12, 2018Updated 7 years ago
- IC implementation of Systolic Array for TPU☆339Oct 21, 2024Updated last year
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- 稀疏矩阵-向量乘的并行优化算法（OpenMP，AVX）☆11Jul 7, 2021Updated 4 years ago
- Scraping repository of the most relevant topics with regards to Spatio-Temporal Neural Networks available in the arXiv archive. The repos…☆16Updated this week
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Jun 29, 2020Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆11Nov 24, 2020Updated 5 years ago
- ☆10Jun 4, 2024Updated last year
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- ☆25Jul 9, 2025Updated 7 months ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆89Aug 12, 2025Updated 6 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- JPEG编解码从零开始实现(python JPEG codec)☆10Jul 29, 2022Updated 3 years ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- ☆13Aug 23, 2023Updated 2 years ago