jofrfu / tinyTPULinks
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
☆497Updated 6 years ago
Alternatives and similar repositories for tinyTPU
Users that are interested in tinyTPU are comparing it to the libraries listed below
Sorting:
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆428Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆197Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆354Updated 7 months ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆262Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆666Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated 3 weeks ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- ☆709Updated 2 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆153Updated 2 years ago
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- ☆206Updated last year
- DPU on PYNQ☆226Updated 2 weeks ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆354Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆510Updated 9 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆439Updated 3 months ago
- Vitis_Accel_Examples☆556Updated last week
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- IC implementation of TPU☆128Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 7 months ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- ☆290Updated last week
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago