ilaydayaman / CNN_for_SLR
A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.
☆90Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for CNN_for_SLR
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆161Updated 8 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆67Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- Implementation of CNN using Verilog☆190Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆174Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆44Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- 中文:☆92Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆123Updated 3 years ago
- A convolutional neural network implemented in hardware (verilog)☆152Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆168Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆136Updated 6 years ago
- ☆43Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆128Updated 5 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆39Updated 5 years ago