ilaydayaman / CNN_for_SLRLinks
A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.
☆95Updated last year
Alternatives and similar repositories for CNN_for_SLR
Users that are interested in CNN_for_SLR are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- 中文:☆101Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- FPGA☆155Updated 11 months ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- FPGA实现动态图像识别☆22Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆149Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago