ilaydayaman / CNN_for_SLR
A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.
☆90Updated last year
Alternatives and similar repositories for CNN_for_SLR:
Users that are interested in CNN_for_SLR are comparing it to the libraries listed below
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆167Updated 11 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆93Updated 6 years ago
- Implementation of CNN using Verilog☆206Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- An LeNet RTL implement onto FPGA☆40Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆133Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆155Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆48Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆82Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆43Updated 6 years ago
- 中文:☆95Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- ☆87Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆219Updated 6 years ago
- FPGA实现动态图像识别☆16Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- FPGA☆146Updated 7 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆103Updated 6 years ago