ilaydayaman / CNN_for_SLR
A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.
☆95Updated last year
Alternatives and similar repositories for CNN_for_SLR:
Users that are interested in CNN_for_SLR are comparing it to the libraries listed below
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆177Updated last year
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- An LeNet RTL implement onto FPGA☆46Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆158Updated 7 years ago
- Implementation of CNN using Verilog☆212Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 中文:☆97Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆140Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- FPGA实现动态图像识别☆21Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆146Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆196Updated 2 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆150Updated 10 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆108Updated 5 years ago