We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get the ranging domain (delayed), and calculating the extracted 128 packets of data to do FFT to get the Doppler domain (slow FFT). This completes the distance and speed measurement.
☆25Jan 11, 2025Updated last year
Alternatives and similar repositories for Zedboard_AD9361_radar
Users that are interested in Zedboard_AD9361_radar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆14Dec 29, 2022Updated 3 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Analysis and Simulation of LoRaWAN LR-FHSSfor Direct-to-Satellite Scenario☆14Feb 24, 2022Updated 4 years ago
- USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner☆21Nov 12, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- FPGA based MIDI keyboard project for EEE 304 (Digital Electronics Laboratory)☆14Sep 21, 2022Updated 3 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆599Sep 13, 2022Updated 3 years ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- Pure JavaScript NETCONF library for Node.js☆26Sep 22, 2022Updated 3 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- A newbie-friendly, temporary solution that encourages all contributions for long-term and stable use for MT7902 driver on Linux☆12Aug 6, 2024Updated last year
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- ☆17Jul 10, 2023Updated 3 years ago
- A fully functioning MIDI synthesizer using an ARM Cortex-M4F processor (Tiva LaunchPad TM4C123G).☆17Jun 22, 2024Updated 2 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- LiteX based FPGA gateware for Thunderscope.☆30Apr 21, 2026Updated 3 months ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- LTE Turbo Decoder using BCJR algorithm☆11Apr 8, 2018Updated 8 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆28Mar 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- ☆12Feb 7, 2023Updated 3 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆80Apr 15, 2025Updated last year
- FPGA board with integrated 802.3u PHY for Ethernet "soft" MAC experimentation☆15Dec 20, 2022Updated 3 years ago
- Open-source software defined radar based on the USRP 1 hardware.☆39Sep 30, 2018Updated 7 years ago
- A waterfall plot widget powered by Qwt for Qt/C++ GUI applications.☆19Jun 10, 2020Updated 6 years ago
- ☆11May 27, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆69Mar 15, 2022Updated 4 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆44Nov 27, 2022Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆14Mar 30, 2026Updated 3 months ago