We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get the ranging domain (delayed), and calculating the extracted 128 packets of data to do FFT to get the Doppler domain (slow FFT). This completes the distance and speed measurement.
☆30Jan 11, 2025Updated last year
Alternatives and similar repositories for Zedboard_AD9361_radar
Users that are interested in Zedboard_AD9361_radar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆15Dec 29, 2022Updated 3 years ago
- ☆13Jun 9, 2026Updated 4 months ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Analysis and Simulation of LoRaWAN LR-FHSSfor Direct-to-Satellite Scenario☆14Feb 24, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated 2 years ago
- ☆26Nov 24, 2024Updated last year
- This is the repository of through-the-wall radar human activity recognition using multi-sampling convolutional neural networks (MSCNN). A…☆10Aug 5, 2025Updated last year
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 11 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆614Sep 13, 2022Updated 4 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- B站抢票☆25Apr 25, 2024Updated 2 years ago
- 无感FOC项目，采用EKF观测器或非线性磁链观测器(Nonlinear Flux Observer)或滑模观测器(SMO)，MCU采用STM32G474RET6，板子使用ST的X-NUCLEO-IHM07M1评估板，项目为Clion的CMAKE项目，可以 使用Clion或VS…☆37Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CNN + LSTM for hand gesture recognition with BGT60TR13C FMCW radar☆16Feb 29, 2024Updated 2 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- ☆17Jul 10, 2023Updated 3 years ago
- A fully functioning MIDI synthesizer using an ARM Cortex-M4F processor (Tiva LaunchPad TM4C123G).☆17Jun 22, 2024Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- A pyroch based Deep learning aided radar tracker☆16May 18, 2024Updated 2 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- Phased Array Radar☆14Aug 15, 2012Updated 14 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- ☆73Dec 12, 2018Updated 7 years ago
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 5 months ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- This document contains the simulation codes for my paper titled 'Movable antenna-enabled RIS-aided integrated sensing and communication'.☆37Apr 21, 2025Updated last year
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open-source software defined radar based on the USRP 1 hardware.☆39Sep 30, 2018Updated 8 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆24Oct 1, 2024Updated 2 years ago
- ☆11May 27, 2014Updated 12 years ago
- Advanced multi-band GNSS SDR front-end implementation in an RFSoC integrated circuit. GPL-3.0 license☆29Sep 3, 2024Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago