lzk2211 / Zedboard_AD9361_radarLinks
We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get the ranging domain (delayed), and calculating the extracted 128 packets of data to do FFT to get the Doppler domain (slow FFT). This completes the distance and speed measurement.
☆12Updated 8 months ago
Alternatives and similar repositories for Zedboard_AD9361_radar
Users that are interested in Zedboard_AD9361_radar are comparing it to the libraries listed below
Sorting:
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated 11 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆53Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆55Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆73Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Real-Time Image Processing for ASIC/FGPA☆20Updated 3 years ago
- ☆18Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated 3 weeks ago
- Python productivity for RFSoC platforms☆80Updated this week
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA