We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get the ranging domain (delayed), and calculating the extracted 128 packets of data to do FFT to get the Doppler domain (slow FFT). This completes the distance and speed measurement.
☆31Jan 11, 2025Updated last year
Alternatives and similar repositories for Zedboard_AD9361_radar
Users that are interested in Zedboard_AD9361_radar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆69May 18, 2019Updated 7 years ago
- FMCW Radar verilog project☆36Jun 15, 2020Updated 6 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆16Feb 27, 2025Updated last year
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆16Dec 29, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21May 24, 2023Updated 3 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Oct 13, 2026Updated 3 weeks ago
- 从上位机采用UART或以太网将位流文件烧写到片外Flash中，利用Xilinx FPGA的Multiboot特性，进行OTA(over the air)在线升级。如升级失败，可以回到原来的位流文件。☆13Dec 7, 2023Updated 2 years ago
- USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner☆21Nov 12, 2021Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆37Mar 24, 2024Updated 2 years ago
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- Analysis and Simulation of LoRaWAN LR-FHSSfor Direct-to-Satellite Scenario☆14Feb 24, 2022Updated 4 years ago
- 基于FPGA的高性能双通道信号分析与自动测试系统 | 35MSPS双通道采样 | 8192点FFT频谱分析 | 数字锁相放大微弱信号检测 | 自动测试 | HDMI 720p实时显示☆21Nov 20, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Dual-Mode PSK Transceiver on SDR With FPGA☆60Oct 9, 2024Updated 2 years ago
- ☆11Apr 6, 2025Updated last year
- ☆26Nov 24, 2024Updated last year
- FPGA based MIDI keyboard project for EEE 304 (Digital Electronics Laboratory)☆15Sep 21, 2022Updated 4 years ago
- Software Defined Range Radar using PlutoSDR☆14May 12, 2023Updated 3 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆619Sep 13, 2022Updated 4 years ago
- A two ADCs HF/50MHz direct sampling SDR transceiver with OpenHPSDR v2 compatible protocol.☆21Apr 28, 2024Updated 2 years ago
- This is the repository of through-the-wall radar human activity recognition using multi-sampling convolutional neural networks (MSCNN). A…☆10Aug 5, 2025Updated last year
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 3 years ago
- WXSOD Benchmark☆12Dec 23, 2025Updated 10 months ago
- B站抢票☆25Apr 25, 2024Updated 2 years ago
- A simple, high speed message queue with optional message durability☆10Jun 12, 2013Updated 13 years ago
- ☆14Dec 6, 2022Updated 3 years ago
- Pure JavaScript NETCONF library for Node.js☆26Sep 22, 2022Updated 4 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 11 years ago
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- A fully functioning MIDI synthesizer using an ARM Cortex-M4F processor (Tiva LaunchPad TM4C123G).☆17Jun 22, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- LiteX based FPGA gateware for Thunderscope.☆31Updated this week
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- 基于MATLAB的雷达信号处理入门教程，包含雷达方程推导、匹配滤波实现、脉冲压缩仿真、 CFAR检测算法和动目标显示(MTI)技术。通过直观的代码示例和可视化结果，帮助初学者轻松 掌握雷达信号处理的核心概念。☆39Updated this week
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- ☆17Jul 10, 2023Updated 3 years ago
- A pyroch based Deep learning aided radar tracker☆16May 18, 2024Updated 2 years ago
- 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配…☆165Aug 28, 2026Updated 2 months ago