lzk2211 / Zedboard_AD9361_radarLinks
We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get the ranging domain (delayed), and calculating the extracted 128 packets of data to do FFT to get the Doppler domain (slow FFT). This completes the distance and speed measurement.
☆13Updated 9 months ago
Alternatives and similar repositories for Zedboard_AD9361_radar
Users that are interested in Zedboard_AD9361_radar are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆57Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 6 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- Testbenches for HDL projects☆21Updated last week
- Verilog实现OFDM基带☆44Updated 9 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆39Updated 7 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 4 months ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆19Updated last year
- ☆19Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated last month
- My code repositry for common use.☆23Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆56Updated last year
- A collection of Opal Kelly provided design resources☆17Updated last month
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Python productivity for RFSoC platforms☆83Updated 3 weeks ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago