Tensor Processing Unit implementation in Verilog
☆13Mar 18, 2025Updated last year
Alternatives and similar repositories for TPU_systolic_array_HW_accelerator
Users that are interested in TPU_systolic_array_HW_accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆46Jun 24, 2022Updated 3 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆45Sep 26, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 3 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- verilog实现TPU中的脉动阵列计算卷积的module☆164May 10, 2025Updated 10 months ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- ☆14Mar 9, 2026Updated 2 weeks ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 12 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- IC implementation of Systolic Array for TPU☆343Oct 21, 2024Updated last year
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated 3 weeks ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- ai_accelerator_basic_for_student (no solve)☆17Mar 27, 2020Updated 6 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 9 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆17Aug 3, 2021Updated 4 years ago
- Tencent IOT SDK for rt-thread Package 是基于腾讯云物联网开发平台（IoT Explorer）设备端 SDK在RThread环境开发的软件包，配合平台对设备数据模板化的定义，实现和云端基于数据模板协议的数据交互框架，开发者基于IoT_Ex…☆10Jul 8, 2025Updated 8 months ago
- 第八届集创赛紫光同创杯音频处理国家二等奖☆25Oct 15, 2024Updated last year
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- ☆52Jan 14, 2021Updated 5 years ago