zhangzek / 3x3_matrix_Systolic_Array_multiplierView external linksLinks
3×3脉动阵列乘法器
☆50Sep 18, 2019Updated 6 years ago
Alternatives and similar repositories for 3x3_matrix_Systolic_Array_multiplier
Users that are interested in 3x3_matrix_Systolic_Array_multiplier are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- ☆73Dec 12, 2018Updated 7 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- 🎞️ NoC router in Verilog with FIFO☆16Sep 1, 2022Updated 3 years ago
- IC implementation of Systolic Array for TPU☆330Oct 21, 2024Updated last year
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- ☆22May 18, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- UVM examples☆14May 1, 2015Updated 10 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by us…☆13Nov 8, 2019Updated 6 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆63Jul 14, 2021Updated 4 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 4 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 5 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- ☆49Jan 14, 2021Updated 5 years ago
- UVM VIP architecture generator☆20Aug 24, 2020Updated 5 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实 现不同的计算效率。☆222Oct 16, 2025Updated 3 months ago