zhangzek / 3x3_matrix_Systolic_Array_multiplierLinks
3×3脉动阵列乘法器
☆46Updated 6 years ago
Alternatives and similar repositories for 3x3_matrix_Systolic_Array_multiplier
Users that are interested in 3x3_matrix_Systolic_Array_multiplier are comparing it to the libraries listed below
Sorting:
- ☆37Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- AXI总线连接器☆104Updated 5 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- ☆70Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆42Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- ☆120Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- ☆69Updated 9 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago