zhangzek / 3x3_matrix_Systolic_Array_multiplierLinks
3×3脉动阵列乘法器
☆46Updated 6 years ago
Alternatives and similar repositories for 3x3_matrix_Systolic_Array_multiplier
Users that are interested in 3x3_matrix_Systolic_Array_multiplier are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- ☆36Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- ☆42Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- ☆119Updated 5 years ago
- ☆68Updated 6 years ago
- AXI总线连接器☆104Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆112Updated 2 months ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- IC implementation of TPU☆132Updated 5 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- ☆69Updated 9 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- ☆64Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago