zhangzek / 3x3_matrix_Systolic_Array_multiplierLinks
3×3脉动阵列乘法器
☆46Updated 5 years ago
Alternatives and similar repositories for 3x3_matrix_Systolic_Array_multiplier
Users that are interested in 3x3_matrix_Systolic_Array_multiplier are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- IC Verification & SV Demo☆54Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- ☆34Updated 6 years ago
- ☆43Updated 4 years ago
- AXI总线连接器☆103Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- ☆113Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆68Updated 9 years ago
- ☆60Updated 2 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆55Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago