verilog实现systolic array及配套IO
☆15Dec 2, 2024Updated last year
Alternatives and similar repositories for systolic-array-verilog
Users that are interested in systolic-array-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo contains the code for studying the interplay between quantization and sparsity methods☆26Feb 26, 2025Updated last year
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 3 years ago
- IC implementation of Systolic Array for TPU☆373Oct 21, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆176May 10, 2025Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆32Apr 7, 2025Updated last year
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆11Jul 1, 2019Updated 7 years ago
- Agile Hardware Design Course☆30Updated this week
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 4 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆14Feb 4, 2025Updated last year
- ☆15Sep 27, 2022Updated 4 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- 3D-ICE Official github repository☆57Jul 2, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- ☆13Jun 4, 2024Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 10 months ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆18Mar 21, 2022Updated 4 years ago
- 北京理工大学软件工程大二小学期Web开发基础（互联网应用开发基础训练）大作业，By 光圈科技爱猫TV☆19Mar 20, 2025Updated last year
- ☆73Dec 12, 2018Updated 7 years ago
- ☆14Jun 22, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Archives for experience-sharing workshops held by Advising Center.☆22Sep 22, 2026Updated last week
- ☆19Mar 13, 2023Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- ☆15Jul 13, 2026Updated 2 months ago
- Simple image classification convolutional neural net and prediction for 10 different yoga poses☆13Jul 1, 2019Updated 7 years ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆15Mar 6, 2023Updated 3 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated 2 years ago
- 在FPGA上部署深度学习项目☆25Mar 18, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 6 years ago
- 2023国电赛E题，实现全部功能.(基础部分1,2为开环控制, 其余为闭环)☆18Aug 16, 2023Updated 3 years ago
- ☆15Mar 19, 2025Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- ☆20Mar 21, 2023Updated 3 years ago
- ☆17Apr 6, 2022Updated 4 years ago