verilog实现systolic array及配套IO
☆15Dec 2, 2024Updated last year
Alternatives and similar repositories for systolic-array-verilog
Users that are interested in systolic-array-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- This repo contains the code for studying the interplay between quantization and sparsity methods☆26Feb 26, 2025Updated last year
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆31Apr 7, 2025Updated last year
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- IC implementation of Systolic Array for TPU☆385Oct 21, 2024Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆34May 12, 2023Updated 3 years ago
- 这是一个面向中国发明专利和实用新型专利初稿生成的 skill。它根据技术交底、附图信息、内部材料和法规/审查规则摘要，生成适合提交给专利代理师、律师或企业法务继续加工的专利初稿，包括待确认事项、术语统一表、权利要求书、说明书、摘要、附图说明与附图标记、自检报告和建议补充信息…☆23Jun 12, 2026Updated 4 months ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- ☆14Nov 17, 2023Updated 2 years ago
- PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs☆11Apr 22, 2026Updated 6 months ago
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆12Jul 1, 2019Updated 7 years ago
- Flower framework for Federated Learning, with Fully Homomorphic Encryption integrated☆14Jun 3, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A network slimming-based pruning method for YOLOv8.☆38Jun 10, 2024Updated 2 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆15Aug 1, 2023Updated 3 years ago
- ☆11Oct 26, 2023Updated 3 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 4 years ago
- Low-Precision YOLO on PYNQ with FINN☆40Nov 26, 2023Updated 2 years ago
- gem5学习仓库，基于官方教程的汉化精简版，并修正了官方教程中部分代码存在的一些小问题。gem5官方仓库：https://github.com/gem5/gem5☆13Sep 1, 2025Updated last year
- 数字IC验证学习笔记：SV/UVM/AMBA总线（AXI/APB/AHB/AXI-Lite/AXI-Stream）+ 数字IC验证校招面经☆46Oct 17, 2026Updated 3 weeks ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Jan 11, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- fork from bitbucket.org/hsharma35/dnnweaver.public☆10Sep 24, 2018Updated 8 years ago
- 3D-ICE Official github repository☆63Jul 2, 2026Updated 4 months ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆18Mar 21, 2022Updated 4 years ago
- ☆13May 21, 2026Updated 5 months ago
- USB HID Ambient Light Sensor (ALS) implementation using Digispark Attiny85-based microcontroller development board☆15Jun 2, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Sep 27, 2022Updated 4 years ago
- An End-to-End Thermal-Aware Framework for Early-Phase Design Space Exploration of Microfluidic-Cooled 3DICs☆14May 6, 2026Updated 6 months ago
- 学习过程的一些简单记录 数字IC、C++、FPGA☆11Mar 7, 2025Updated last year
- 在FPGA上部署深度学习项目☆25Mar 18, 2021Updated 5 years ago
- 北京理工大学软件工程大二小学期Web开发基础（互联网应用开发基础训练）大作业，By 光圈科技爱猫TV☆19Mar 20, 2025Updated last year
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- 电子科技大学 WebVPN 自动重定向助手☆14Aug 30, 2025Updated last year
Are these results useful?