nqHITSZ / Systolic-Array
course design
☆22Updated 7 years ago
Alternatives and similar repositories for Systolic-Array:
Users that are interested in Systolic-Array are comparing it to the libraries listed below
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- ☆26Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- ☆27Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆63Updated 6 years ago
- ☆43Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- ☆59Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆31Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- CNN accelerator☆28Updated 7 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- ☆11Updated 4 months ago
- SRAM☆22Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago