course design
☆23Feb 28, 2018Updated 8 years ago
Alternatives and similar repositories for Systolic-Array
Users that are interested in Systolic-Array are comparing it to the libraries listed below
Sorting:
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- ☆15Mar 24, 2023Updated 2 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 11 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- ☆17Feb 13, 2021Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆29Nov 30, 2022Updated 3 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- IC implementation of TPU☆148Dec 18, 2019Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- ☆11Mar 14, 2023Updated 2 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- ☆13Jan 8, 2020Updated 6 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- ☆12Jan 5, 2019Updated 7 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- ☆11Sep 26, 2023Updated 2 years ago
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- The ASN.1 Compiler☆10Nov 14, 2023Updated 2 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Mar 17, 2025Updated 11 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- My solution to labs for self-study students in CS:APP3e.☆11Mar 30, 2020Updated 5 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago