aravinds92 / Systolic-ArrayLinks
Systolic array based hardware for Image processing on the SPARTAN-6 FPGA
☆12Updated 9 years ago
Alternatives and similar repositories for Systolic-Array
Users that are interested in Systolic-Array are comparing it to the libraries listed below
Sorting:
- CNN accelerator☆27Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Updated 6 years ago
- ☆27Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆16Updated 2 years ago
- MAERI public release☆31Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ☆72Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Template for project1 TPU☆19Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- first-order deep learning accelerator model☆20Updated 7 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆15Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆46Updated 10 months ago
- ☆35Updated 6 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 6 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆59Updated 5 years ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- ☆12Updated last year
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆25Updated 9 months ago
- ☆17Updated 4 months ago