aravinds92 / Systolic-Array
Systolic array based hardware for Image processing on the SPARTAN-6 FPGA
☆12Updated 8 years ago
Alternatives and similar repositories for Systolic-Array:
Users that are interested in Systolic-Array are comparing it to the libraries listed below
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆33Updated 6 years ago
- ☆26Updated 5 years ago
- CNN accelerator☆28Updated 7 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- MAERI public release☆31Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆15Updated 10 months ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- ☆3Updated 3 years ago
- ☆71Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆43Updated 2 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆22Updated 2 years ago
- ☆12Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11Updated 7 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago