horizon-research / systolic-array-dataflow-optimizer
A general framework for optimizing DNN dataflow on systolic array
☆33Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for systolic-array-dataflow-optimizer
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆45Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆69Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆28Updated last month
- ☆24Updated 7 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆69Updated last year
- ☆33Updated 4 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆31Updated 3 years ago
- ☆30Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- ☆32Updated 5 years ago
- ☆24Updated 6 months ago
- ☆33Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆31Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆17Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆18Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆38Updated this week
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- Simulator for BitFusion☆90Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆27Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆25Updated 3 years ago