Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021
☆18Aug 23, 2021Updated 4 years ago
Alternatives and similar repositories for FuSeConv
Users that are interested in FuSeConv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆73Dec 12, 2018Updated 7 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆34Feb 22, 2021Updated 5 years ago
- ☆14Oct 8, 2024Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- This is an HLS-based FPGA accelerator implementation for openpose application.☆14Apr 5, 2019Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- Computer architecture project : Cache simulator with LRU replacement policy☆12Jul 27, 2021Updated 4 years ago
- Yet Another Pytorch Distributed MobileNetV2-based Networks Implementation☆63Apr 9, 2020Updated 5 years ago
- ☆110Feb 12, 2024Updated 2 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 6 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- One Instruction Set Computer☆12Aug 18, 2017Updated 8 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- An automated HDC platform☆11Mar 16, 2026Updated last week
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 4 months ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆16Mar 9, 2021Updated 5 years ago
- ☆19Dec 10, 2021Updated 4 years ago
- ☆12Aug 8, 2024Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- ☆15Jan 11, 2023Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 9 months ago
- ☆12Jul 24, 2024Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- Terminal.app configuration handling Fn keys right☆21Nov 13, 2017Updated 8 years ago
- compare the theory attention gradient with PyTorch attention gradient☆16Apr 1, 2024Updated last year
- use ExoPlayer with AndroidVideoCache to play music, draw my own UI☆10Apr 28, 2018Updated 7 years ago
- CLEVER: Code Lean Evaluation for Verified End-to-end Reasoning☆37Dec 18, 2025Updated 3 months ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆21Mar 2, 2023Updated 3 years ago
- ☆78Apr 3, 2024Updated last year
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Mar 15, 2026Updated last week