iitm-sysdl / FuSeConvLinks
Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021
☆17Updated 4 years ago
Alternatives and similar repositories for FuSeConv
Users that are interested in FuSeConv are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆41Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated last week
- A co-design architecture on sparse attention☆51Updated 4 years ago
- ☆35Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆43Updated last year
- ☆48Updated 4 years ago
- ☆41Updated 2 weeks ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated last week
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆112Updated 2 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆14Updated last week
- ☆72Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year