Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021
☆18Aug 23, 2021Updated 4 years ago
Alternatives and similar repositories for FuSeConv
Users that are interested in FuSeConv are comparing it to the libraries listed below
Sorting:
- An automated HDC platform☆11Updated this week
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆32Feb 22, 2021Updated 5 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- ☆12Jul 24, 2024Updated last year
- ☆109Feb 12, 2024Updated 2 years ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- ☆10Apr 21, 2025Updated 10 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- Vector Symbolic Architecture library☆11Updated this week
- Swan Benchmark Suite☆13Sep 17, 2025Updated 5 months ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- ☆16Jan 18, 2025Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Dec 14, 2021Updated 4 years ago
- Scalable Nearest Neighbor Algorithms for High Dimensional Data☆10May 10, 2019Updated 6 years ago