Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021
☆18Aug 23, 2021Updated 4 years ago
Alternatives and similar repositories for FuSeConv
Users that are interested in FuSeConv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆73Dec 12, 2018Updated 7 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆34Feb 22, 2021Updated 5 years ago
- ☆14Oct 8, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- This is an HLS-based FPGA accelerator implementation for openpose application.☆14Apr 5, 2019Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- Yet Another Pytorch Distributed MobileNetV2-based Networks Implementation☆62Apr 9, 2020Updated 6 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Apr 10, 2026Updated 2 months ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆200Dec 15, 2017Updated 8 years ago
- One Instruction Set Computer☆12Aug 18, 2017Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 3 months ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆19Nov 6, 2025Updated 7 months ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆16Mar 9, 2021Updated 5 years ago
- ☆19Dec 10, 2021Updated 4 years ago
- ☆13Aug 8, 2024Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15Jan 11, 2023Updated 3 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- ☆13Jul 24, 2024Updated last year
- use ExoPlayer with AndroidVideoCache to play music, draw my own UI☆10Apr 28, 2018Updated 8 years ago
- An LLVM interpreter that aims to compute points-to sets dynamically☆33Jan 11, 2015Updated 11 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- ☆77Apr 3, 2024Updated 2 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆13Jul 9, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- code for "AttentiveNAS Improving Neural Architecture Search via Attentive Sampling"☆106Sep 29, 2021Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆124Apr 3, 2026Updated 2 months ago
- ☆21Nov 22, 2021Updated 4 years ago
- NUDT硕士学位申请流程总结☆14Jun 24, 2020Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 10 months ago
- ☆11Nov 24, 2020Updated 5 years ago
- 网易云音乐 api(第三方)☆13Sep 1, 2018Updated 7 years ago