suhasr1991 / Convolutional-Neural-Network-hardware-using-Verilog
A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. This layer takes input from a memory. A MATLAB script was created to get the floating point inputs and convert it to 7 bit signed binary output. This was done for inputs as well as the weights in these two layers.…
☆18Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neural-Network-hardware-using-Verilog:
Users that are interested in Convolutional-Neural-Network-hardware-using-Verilog are comparing it to the libraries listed below
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆31Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- ☆14Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- ☆26Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- CNN accelerator☆28Updated 7 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- ☆63Updated 6 years ago
- SoC Based on ARM Cortex-M3☆29Updated 3 weeks ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago