suhasr1991 / Convolutional-Neural-Network-hardware-using-Verilog
A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. This layer takes input from a memory. A MATLAB script was created to get the floating point inputs and convert it to 7 bit signed binary output. This was done for inputs as well as the weights in these two layers.…
☆18Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neural-Network-hardware-using-Verilog:
Users that are interested in Convolutional-Neural-Network-hardware-using-Verilog are comparing it to the libraries listed below
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- ☆26Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆31Updated 5 years ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.