suhasr1991 / Convolutional-Neural-Network-hardware-using-Verilog
A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. This layer takes input from a memory. A MATLAB script was created to get the floating point inputs and convert it to 7 bit signed binary output. This was done for inputs as well as the weights in these two layers.…
☆18Updated 7 years ago
Alternatives and similar repositories for Convolutional-Neural-Network-hardware-using-Verilog:
Users that are interested in Convolutional-Neural-Network-hardware-using-Verilog are comparing it to the libraries listed below
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆29Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- ☆63Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- 使用FPGA实现CNN模型☆14Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- ☆31Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- A systolic array matrix multiplier☆24Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- SoC Based on ARM Cortex-M3☆30Updated 2 weeks ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆26Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆14Updated last year
- CNN accelerator☆28Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- ☆107Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago