mohsaied / rtl2booksim
Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.
☆20Updated 9 years ago
Alternatives and similar repositories for rtl2booksim:
Users that are interested in rtl2booksim are comparing it to the libraries listed below
- ☆25Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆20Updated 6 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CGRA framework with vectorization support.☆27Updated this week
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- A list of our chiplet simulaters☆30Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ☆28Updated 3 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆71Updated 10 years ago
- ☆34Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆23Updated last year
- Project repo for the POSH on-chip network generator☆44Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- gem5 repository to study chiplet-based systems☆69Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week