mohsaied / rtl2booksimLinks
Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.
☆21Updated 9 years ago
Alternatives and similar repositories for rtl2booksim
Users that are interested in rtl2booksim are comparing it to the libraries listed below
Sorting:
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆27Updated 5 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- ☆29Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆36Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆18Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- corundum work on vu13p☆19Updated last year
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆11Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- ☆27Updated last year
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 9 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago