mohsaied / rtl2booksimLinks
Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.
☆21Updated 9 years ago
Alternatives and similar repositories for rtl2booksim
Users that are interested in rtl2booksim are comparing it to the libraries listed below
Sorting:
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- ☆27Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- ☆29Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 7 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆17Updated last week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆13Updated 4 years ago
- ☆26Updated last year
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆77Updated 10 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- Template for project1 TPU☆19Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆9Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- corundum work on vu13p☆19Updated last year
- ☆33Updated 4 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago