mohsaied / rtl2booksimLinks
Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.
☆24Updated 10 years ago
Alternatives and similar repositories for rtl2booksim
Users that are interested in rtl2booksim are comparing it to the libraries listed below
Sorting:
- ☆28Updated 6 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- ☆79Updated 11 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆35Updated last year
- ☆17Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 4 years ago
- Template for project1 TPU☆21Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- ☆31Updated 5 years ago
- Public release☆58Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆29Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- HLS code for Network on Chip (NoC)☆21Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆36Updated last month
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago