mohsaied / rtl2booksim
Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.
☆17Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for rtl2booksim
- ☆22Updated 5 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆24Updated 9 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- ☆25Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- ☆33Updated 3 years ago
- Public release☆46Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- ☆12Updated this week
- ☆33Updated 5 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- ☆10Updated 5 months ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- ☆22Updated last month
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago