Dazhuzhu-github / systolic-arrayLinks
verilog实现TPU中的脉动阵列计算卷积的module
☆129Updated 3 months ago
Alternatives and similar repositories for systolic-array
Users that are interested in systolic-array are comparing it to the libraries listed below
Sorting:
- ☆113Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- ☆43Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆184Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆60Updated 5 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- IC implementation of TPU☆128Updated 5 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆191Updated 9 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- ☆10Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- ☆14Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆157Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆138Updated 5 months ago