verilog实现TPU中的脉动阵列计算卷积的module
☆164May 10, 2025Updated 10 months ago
Alternatives and similar repositories for systolic-array
Users that are interested in systolic-array are comparing it to the libraries listed below
Sorting:
- ☆52Jan 14, 2021Updated 5 years ago
- IC implementation of Systolic Array for TPU☆343Oct 21, 2024Updated last year
- 3×3脉动阵列乘法器☆51Sep 18, 2019Updated 6 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- IC implementation of TPU☆148Dec 18, 2019Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆34Aug 13, 2024Updated last year
- ☆73Dec 12, 2018Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆80Nov 2, 2020Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆221Aug 4, 2019Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆46Jun 24, 2022Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源 灵活调整脉动阵列的结构以实现不同的计算效率。☆231Oct 16, 2025Updated 5 months ago
- ☆14Apr 24, 2023Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆86Nov 26, 2025Updated 3 months ago
- ☆12Sep 18, 2024Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- An Open-Source Processor for Accelerating Spiking Neural Network☆12Sep 30, 2022Updated 3 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆549Jan 5, 2019Updated 7 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆136Jul 22, 2025Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆58Nov 22, 2023Updated 2 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆28Apr 7, 2025Updated 11 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆173Jul 25, 2019Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆168Mar 5, 2025Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- ☆47Aug 23, 2021Updated 4 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Open-source Neural Processing Unit (NPU) from China ❤☆43Jan 29, 2025Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Mar 7, 2024Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆182Dec 14, 2019Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆248Apr 10, 2023Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆32Aug 28, 2025Updated 6 months ago