verilog实现TPU中的脉动阵列计算卷积的module
☆181May 10, 2025Updated last year
Alternatives and similar repositories for systolic-array
Users that are interested in systolic-array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆58Jan 14, 2021Updated 5 years ago
- IC implementation of Systolic Array for TPU☆379Oct 21, 2024Updated 2 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- AI Chip project☆35Jul 14, 2021Updated 5 years ago
- IC implementation of TPU☆162Dec 18, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆90Nov 2, 2020Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆583Jan 5, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆249Oct 16, 2025Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆179Jul 25, 2019Updated 7 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆157Jul 22, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year
- ☆15Apr 24, 2023Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆165Feb 11, 2025Updated last year
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 4 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆180Jun 9, 2023Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆275Mar 24, 2024Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆63Nov 22, 2023Updated 2 years ago
- ☆46Oct 21, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 11 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆34Mar 7, 2024Updated 2 years ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆31Apr 7, 2025Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆267Apr 10, 2023Updated 3 years ago
- Repository to host and maintain SCALE-Sim code☆540Jun 28, 2026Updated 4 months ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆274May 6, 2023Updated 3 years ago