shehanmunasinghe / tinyGPULinks
tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
☆48Updated 4 years ago
Alternatives and similar repositories for tinyGPU
Users that are interested in tinyGPU are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆31Updated this week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Simple runtime for Pulp platforms☆48Updated this week
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Learn NVDLA by SOMNIA☆34Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- The multi-core cluster of a PULP system.☆105Updated last week
- ☆68Updated this week
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- ☆61Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated this week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆34Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆47Updated 2 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- PCI Express controller model☆59Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 3 months ago