shehanmunasinghe / tinyGPU
tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
☆39Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for tinyGPU
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- Basic floating-point components for RISC-V processors☆9Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- ☆37Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 4 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆44Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆75Updated this week
- Open-source high-performance non-blocking cache☆67Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆42Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆13Updated 3 weeks ago
- Quad cluster of RISC-V cores with peripherals and local memory☆22Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆68Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆97Updated 5 months ago
- ☆31Updated last month
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆33Updated 3 years ago
- ☆33Updated this week
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆25Updated 10 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago