shehanmunasinghe / tinyGPU
tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
☆45Updated 3 years ago
Alternatives and similar repositories for tinyGPU:
Users that are interested in tinyGPU are comparing it to the libraries listed below
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆51Updated 3 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- ☆41Updated 4 months ago
- ☆55Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- ☆31Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 9 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆99Updated last year
- The multi-core cluster of a PULP system.☆89Updated 2 weeks ago
- ☆43Updated 6 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 2 weeks ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆52Updated 8 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated this week
- Simple runtime for Pulp platforms☆45Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆35Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago