shehanmunasinghe / tinyGPULinks
tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
☆52Updated 4 years ago
Alternatives and similar repositories for tinyGPU
Users that are interested in tinyGPU are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 2 months ago
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago
- ☆88Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆32Updated 3 weeks ago
- PCI Express controller model☆69Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆112Updated 2 years ago
- The multi-core cluster of a PULP system.☆109Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Basic floating-point components for RISC-V processors☆11Updated 8 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆61Updated 11 months ago
- ☆57Updated 7 months ago
- Basic floating-point components for RISC-V processors☆67Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Simple runtime for Pulp platforms☆49Updated 2 weeks ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- RV64GC Linux Capable RISC-V Core☆43Updated last month
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆26Updated 3 weeks ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated 2 years ago
- ☆31Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- ☆57Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year