shehanmunasinghe / tinyGPULinks
tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
☆46Updated 3 years ago
Alternatives and similar repositories for tinyGPU
Users that are interested in tinyGPU are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- ☆31Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Simple runtime for Pulp platforms☆48Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- The multi-core cluster of a PULP system.☆97Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆47Updated last month
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆55Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 9 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 2 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆31Updated 2 months ago
- Matrix multiplication accelerator on ZYNQ SoC.☆9Updated last month
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆16Updated 2 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- ☆25Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago