tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
☆64Jul 14, 2021Updated 4 years ago
Alternatives and similar repositories for tinyGPU
Users that are interested in tinyGPU are comparing it to the libraries listed below
Sorting:
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 4 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆145Jul 17, 2022Updated 3 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- ☆73Dec 12, 2018Updated 7 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- ☆10May 26, 2023Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆13May 5, 2023Updated 2 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆12Nov 11, 2015Updated 10 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Feb 7, 2025Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago