shehanmunasinghe / tinyGPU
tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
☆37Updated 3 years ago
Related projects: ⓘ
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated 10 months ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 4 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆34Updated last year
- ☆35Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆37Updated last month
- FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆27Updated 2 months ago
- Simple single-port AXI memory interface☆36Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- PCI Express controller model☆41Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆84Updated 3 weeks ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆33Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- Wraps the NVDLA project for Chipyard integration☆20Updated 6 months ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆80Updated last year
- ☆10Updated 2 weeks ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- ☆29Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- ☆23Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆12Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆28Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆53Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆25Updated 8 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆48Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆15Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆44Updated 2 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆15Updated 3 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆93Updated 3 months ago