abdelazeem201 / Design-and-ASIC-Implementation-of-32-Point-FFT-ProcessorLinks
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be …
☆42Updated last year
Alternatives and similar repositories for Design-and-ASIC-Implementation-of-32-Point-FFT-Processor
Users that are interested in Design-and-ASIC-Implementation-of-32-Point-FFT-Processor are comparing it to the libraries listed below
Sorting:
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆20Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- System Verilog using Functional Verification☆12Updated last year
- AXI Interconnect☆49Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- ☆12Updated 2 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆18Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- ☆43Updated 3 years ago
- ☆30Updated last year
- Verilog RTL Design☆39Updated 3 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago