abdelazeem201 / Design-and-ASIC-Implementation-of-32-Point-FFT-Processor
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be …
☆35Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for Design-and-ASIC-Implementation-of-32-Point-FFT-Processor
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- ☆26Updated 5 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- AXI Interconnect☆46Updated 3 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 7 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- ☆16Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- ☆36Updated 3 years ago
- round robin arbiter☆68Updated 10 years ago
- my UVM training projects☆28Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago