abdelazeem201 / Design-and-ASIC-Implementation-of-32-Point-FFT-ProcessorLinks
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be …
☆48Updated last year
Alternatives and similar repositories for Design-and-ASIC-Implementation-of-32-Point-FFT-Processor
Users that are interested in Design-and-ASIC-Implementation-of-32-Point-FFT-Processor are comparing it to the libraries listed below
Sorting:
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆50Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- This is a detailed SystemVerilog course☆123Updated 7 months ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆13Updated this week
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆36Updated last year
- ☆16Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆64Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago