abdelazeem201 / Design-and-ASIC-Implementation-of-32-Point-FFT-ProcessorLinks
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be …
☆44Updated last year
Alternatives and similar repositories for Design-and-ASIC-Implementation-of-32-Point-FFT-Processor
Users that are interested in Design-and-ASIC-Implementation-of-32-Point-FFT-Processor are comparing it to the libraries listed below
Sorting:
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Verilog RTL Design☆42Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago
- ☆12Updated 3 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆15Updated 2 years ago
- ☆46Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆60Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆87Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- AXI Interconnect☆50Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆19Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- ☆16Updated last year
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆62Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- ☆34Updated 6 years ago
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year