[HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
☆136Aug 27, 2024Updated last year
Alternatives and similar repositories for spatten
Users that are interested in spatten are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆133Jun 27, 2023Updated 3 years ago
- ☆48Aug 23, 2021Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆62Nov 22, 2023Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆190Apr 15, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆60Sep 1, 2025Updated 10 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆91Apr 26, 2026Updated 2 months ago
- ☆260Oct 24, 2025Updated 9 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- ☆79Apr 22, 2025Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆114Apr 26, 2025Updated last year
- Model LLM inference on single-core dataflow accelerators☆19Dec 16, 2025Updated 7 months ago
- ☆41Oct 21, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆264Mar 24, 2024Updated 2 years ago
- ☆123Nov 17, 2023Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆151Jan 20, 2025Updated last year
- ☆159Jun 24, 2024Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆209Jan 8, 2026Updated 6 months ago
- Berkeley's Spatial Array Generator☆1,405Jun 30, 2026Updated 3 weeks ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆34Jul 4, 2024Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆501Jun 28, 2026Updated 3 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA based Vision Transformer accelerator (Harvard CS205)☆161Feb 11, 2025Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- ☆30Feb 27, 2025Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆143May 3, 2025Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 6 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 10 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆140May 10, 2024Updated 2 years ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆38Nov 13, 2025Updated 8 months ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆26May 9, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆30Dec 18, 2024Updated last year
- RISC-V-based many-core neuromorphic architecture☆18Updated this week
- ☆23Jun 25, 2025Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆123Jun 19, 2024Updated 2 years ago
- Processing-In-Memory (PIM) Simulator☆247Dec 12, 2024Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆153Jun 16, 2025Updated last year
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆25Dec 29, 2024Updated last year